

DIRECTOR OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

Atty. Docket No. 001399  
Date: November 9, 2000

Sir:

**REQUEST FOR FILING A CONTINUATION OF  
AN INTERNATIONAL APPLICATION**

This is a request for filing a **continuation** under 37 CFR 1.53(b), 35 USC 365(c) and 35 USC 120 of pending prior **International Application No. PCT/JP99/02093**, filed on April 20, 1999,

entitled: **NOISE CHECKING METHOD AND APPARATUS**, which designates the United States.

Inventor(s): Toshiro SATO, Yuji SUWA, Yoshiyuki IWAKURA, Kazunari GOTOU,  
Toshiaki SATO, Kazuyoshi KANEI, Masaki TOSAKA and Yasuhiro YAMASHITA

The following is enclosed or is applicable:

- XX Specification - 116 pages, Claims - 21 pages, Abstract - 1 page.
- XX Drawings - 40 sheets of drawings.
- XX Declaration and Power of Attorney.
- XX An assignment of the invention to FUJITSU LIMITED.
- XX Preliminary Amendment
- XX Priority under 35 USC 119 claimed based on Japanese Appln. No. 10-132196, filed on May 14, 1998 and Japanese Appln. No. 10-277367 filed on September 30, 1998.
- XX Priority under 35 USC 120 claimed based on International Application No. PCT/JP99/02093 filed on April 20, 1999.
- XX Information Disclosure Statement with attached Form PTO-1449 (12 references and Intn'l. Search Report).
- XX A filing fee, calculated as shown below:

	Number Filed	Number Extra	Rate	Basic Fee \$710.00
Total Claims	36- 20	16	x 18.00	288.00
Independent Claims	2 - 3		x 80.00	
Multiple Dependent Claims			270.00	
Reduction by 1/2 for small entity				
Fee for recording enclosed Assignment				40.00
<b>TOTAL</b>				<b>\$1,038.00</b>

XX Our check in the amount of **\$1,038.00** for patent application processing fees under 37 CFR 1.16 is enclosed. (\$710.00 for filing fee; \$288.00 for 16 extra claims and \$40.00 for Assignment Recordation fee).

XX The Commissioner is hereby authorized to charge payment for any additional fees associated with this communication or credit any overpayment to Deposit Account No. 01-2340. A duplicate of this sheet is attached.

***CORRESPONDENCE ADDRESS:***



**23850**

PATENT TRADEMARK OFFICE

Respectfully Submitted,

ARMSTRONG, WESTERMAN, HATTORI,  
McLELAND & NAUGHTON

Ronald F. Naughton  
Reg. No. 24,616

RFN/yap

Enclosures: Spec.; Clms.; Abstr.; Decl.; Assign.; Pre-Amend.; Draws. (40 sheets);  
2 cert. Pri-Docs.; IDS w/PTO-1449 (12 refs. and International Search Report).

1

**PATENT**  
**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re application of: **Toshiro SATO et al.**

Serial Number: **Not Yet Assigned**  
(Continuation of PCT/JP99/02093)

Filed: **November 9, 2000**

For: **NOISE CHECKING METHOD AND APPARATUS**

**PRELIMINARY AMENDMENT**

Assistant Commissioner for Patents  
Washington, D.C. 20231

November 9, 2000

Sir:

Prior to the calculation of the filing fees of the above application, please amend the application as follows:

**IN THE SPECIFICATION:**

Page 1, after the title, please insert the following paragraph:

--This application is a continuation of international application PCT/JP99/02093 filed on April 20, 1999.--

Page 60, line 26, change "period" to --width--.

Page 69, line 9, change "in 22" to --in FIG. 22--; and

line 16, change "parallel processor 23" to --PCs/WSs 27 on the network 25--.

Page 71, line 16, change "disk 26" to --file 26--.

Page 73, line 1, change "an annular net" to --a coupled net--.

Page 107, line 7, change "maximum" to --minimum--.

REMARKS

In the event there are any additional fees required, please charge our Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, WESTERMAN, HATTORI,  
McLELAND & NAUGHTON



Ronald F. Naughton  
Reg. No. 24,616

Atty. Docket No. 001399  
Suite 1000  
1725 K Street, N.W.  
Washington, D.C. 20006  
Tel: (202) 659-2930  
RFN /yap

SCANNED, # \_\_\_\_\_



## SPECIFICATION

## Noise Checking Method and Apparatus

## 5      Technical Field

10      This invention relates to a technique applied when design an electronic circuit of, for example, an LSI (Large Scale Integration), an MCM (Multi Chip Module), a printed circuit board (PCB: Printed-Circuit Board) and so forth is designed, and more particularly to a method of and an apparatus for checking an influence of noise which can possibly be generated by an electronic circuit of a design object (for example, reflection noise, crosstalk noise, simultaneous switching noise, power supply noise, radio wave radiation noise and so forth) on a signal waveform propagated in the electronic circuit of the design object.

## 20      Background Art

25      It is demanded that various electronic apparatus (for example, an LSI, an MCM, a PCB and so forth) developed at present have augmented performances, higher operation speeds, reduced sizes and increased densities, and now, also functions of such apparatus have been much complicated.

For example, for higher speed operations, it is demanded that the system clock (transmission clock cycle) be approximately 300 MHz, and also it is demanded that also the signal edge speed (rising/falling speed of a signal) be set to several hundreds ps (picoseconds) as a result of the rise of the speed of the clock. Meanwhile, in order to raise the density of the mounting state, an SOP (Small Outline Package) of the surface mounting type is adopted as a package technique for an LSI from a DIP (Dual In-line Package) of the through-hole mounting type. Further, a BGA (Ball Grid Array) is adopted in recent years.

In such a situation as just described, the problem of a wiring line delay is actualized as a result of the increase in speed. Therefore, attention must be paid to a wiring line delay when an electronic circuit of an LSI, MCM, PCB or the like is designed.

An LSI of the CMOS type which is adopted frequently in common electronic apparatus has a characteristic that the power consumption is low. However, the LSI of the CMOS type has a problem in that, because operating current which flows through an element is fluctuated by a great amount by switching of gates, power supply noise is generated and another problem in that the noise margin is

decreased by a drop of the amplitude voltage.

Further, as such increase in speed and reduction in size/increase in density of an apparatus as described above proceed, crosstalk noise and reflection noise caused by impedance mismatching or by a large capacitive load are generated compositely, not only a delay problem by noise occurs, but also a malfunction may possibly occur in the circuit.

A certain wiring line is subject to electric interference by a switching operation of a signal which propagates in an adjacent wiring line, and noise, which is caused by the electric interference and is superposed on a signal propagating on the wiring line, is called crosstalk noise. Such crosstalk noise exhibits an increase to a level which cannot be ignored as a reduction of the distance between wirings and increase of the signal edge speed.

In a bus line, a plurality of signal lines are wired densely, and also when signals which propagate in the signal lines are switched simultaneously, high noise is generated. This noise is called simultaneous switching noise.

Since generation of such various kinds of noise (reflection noise, crosstalk noise, simultaneous switching noise and power

supply/ground bounce) as described above deteriorate the quality (signal integrity) of the waveform of a signal propagating in a circuit very much, the problem of a delay or a malfunction in signal propagation has been actualized. Further, since superposition of various kinds of noises described above on a propagation signal makes a factor of an increase of electromagnetic induction noise (radio wave radiation noise) to the outside in addition to an increase of the operating speed, also it is demanded to pay attention to EMI (electromagnetic interference) to design a circuit so that the degree to which various kinds of noise generated in the circuit have an influence on a propagation signal may be suppressed as far as possible.

To this end, it is a conventional practice to set wiring rules on the document base and urge a designer to observe the wiring rules or to provide a wiring rule check tool on the mathematical expression base as a CAD tool to automatically check whether or not the wiring rules are observed when a circuit is designed.

In wiring rules on the document base, rules on wiring line designing which can suppress generation of the various kinds of noise described above are described in advance in the form of a

document, and a circuit designer refers to the document to design a circuit observing the rules. For example, parallel wiring line spaces/parallel wiring line lengths with which generation of crosstalk noise can be suppressed, wiring line lengths/branch lengths with which an influence of reflection noise can be suppressed, and so forth are set as rules.

In a wiring rule check tool on the mathematical expression base, wiring rules on the document base described above are described not in the form of a document but in the form of mathematical expressions in advance, and various dimensions regarding wiring lines obtained upon logic designing or mounting designing are substituted into the mathematical expressions to automatically check whether or not a total wiring line length, a branch length, a parallel wiring line length and a maximum load number are set so that generation of various kinds of noise may be suppressed.

Also measures for individually solving problems caused by various kinds of noise when designing is performed actually and such problems caused by various kinds of noise occur have been presented conventionally, and it is known that such measures are used to analyze crosstalk noise and reflection noise individually and perform a margin

check, a delay/racing analysis and so forth of each kind of noise.

However, where such wiring rules on the document base or a wiring rule check tool on the mathematical expression base as described above is used, if the operating speed of a design object circuit is low, then it is possible to observe the wiring rules. However, as the operating speed is raised, it becomes difficult to design wiring lines so that the wiring rules (mathematical expressions) may be satisfied indiscriminately. Since the wiring rules are set taking various situations in which various kinds of noise are generated compositely into consideration so that generation of the various kinds of noise may be suppressed with certainty if the rules are observed, they are set very severely. Therefore, conventionally used wiring rules are excessive rules if the operating speed is raised, and cannot be used practically because a wiring line cannot be designed so as to satisfy the rules. When a wiring line cannot be designed so as to satisfy the rules in this manner, the designer designs ignoring the rules and takes a countermeasure against noise when a problem of noise occurs actually.

On the other hand, also measures for individually solving problems caused by noise have

conventionally been presented as described above,  
such a technique as to perform a check of noise with  
generation timings of noise or delays in a net taken  
into consideration to systematically analyze  
5 various kinds of noise to actually produce an  
electronic circuit is not available. Accordingly,  
it cannot conventionally be avoided to check  
problems and so forth arising from noise by means  
of manual operations of a designer and a test of  
10 a circuit of a design object after the circuit is  
produced actually. Consequently, much time is  
required for the noise check and very high burden  
is imposed on the designer who analyzes the noise.

Further, there conventionally is a tendency  
15 that the influence of noise is evaluated  
unreasonably since noise is not analyzed with  
generation timings of noise and delays in a net taken  
into consideration. However, apparatus are  
complicated in function and augmented in speed in  
20 recent years as described above, and this results  
in severer design conditions for a circuit. Thus,  
it is demanded to systematically analyze different  
kinds of noise taking generation timings of noise  
and delays in a net into consideration and perform  
25 a margin check, a delay/racing analysis and so forth  
of noise based on a waveform proximate to an actual  
waveform.

Furthermore, an apparatus development cycle has been shortened in recent years. For example, in a personal computer, the development cycle is becoming shorter from a unit of a year to a unit of a month, and also it is demanded to shorten the time required for a noise check incidentally.

The present invention has been made in view of such a situation as described above, and it is an object of the present invention to provide a noise checking method and apparatus which makes it possible to systematically check/analyze various kinds of noise based on a signal waveform proximate to an actual signal waveform formed with the various kinds of noise taken into consideration to achieve augmentation of the accuracy in calculation of noise and augmentation of the accuracy in a noise check and besides realizes significant reduction of the time required for a noise check and augmentation of the operation efficiency by reduction of the man-hours of a designer in a noise analysis.

#### Disclosure of Invention

In order to attain the object described above, according to the present invention, a noise checking method used upon circuit designing for checking noise which has an influence on a signal



waveform which propagates in a noticed wiring line on a design object circuit is characterized in that it comprises the steps of producing a simulation model of a circuit portion relating to the noticed wiring line, performing a simulation using the simulation model to calculate a signal waveform which propagates in the noticed wiring line and calculate a noise waveform superposed on the signal waveform in the noticed wiring line for each kind of noise, synthesizing the signal waveform and the noise waveforms calculated for the individual kinds of noise with generation timings of the noise waveforms taken into consideration to obtain a noise composite waveform which is the signal waveform on which the noise is superposed, and performing noise checking based on the noise composite waveform.

At this time, where an adjacent wiring line to the noticed wiring line is turned back in such a manner as to have a plurality of proximate portions which can electrically interfere with the noticed wiring line, simulation models are produced with regard to the individual proximate portions of the adjacent wiring line and the noticed wiring line and the noise waveforms are calculated using the simulation models, and then the noise waveforms calculated with regard to all of the proximate

portions and the signal waveform are synthesized with generation timings of the noise waveforms taken into consideration.

When the noise checking is performed, a maximum delay time and a minimum delay time of the noticed wiring line may be extracted from the noise composite waveform, and overdelay/racing checking for the noticed wiring line may be performed using the maximum delay time and the minimum delay time.

Where the signal waveform which propagates in the noticed wiring line is a clock waveform, when the noise checking is performed, a pulse period of the noise composite waveform may be calculated from crossing points of the noise composite waveform and a high level discrimination threshold value/low level discrimination threshold value for the signal waveform, and pulse period checking of the clock waveform in the noticed wiring line may be performed based on the pulse period. As an alternative, a rising width and a falling width of the noise composite waveform may be calculated from crossing points of the noise composite waveform and a high level discrimination threshold value/low level discrimination threshold value for the signal waveform, and pulse width checking of the clock waveform in the noticed wiring line may be performed based on the rising width and the falling width.

As another alternative, a time required for the noise composite waveform to rise and another time required for the noise composite waveform to fall may be calculated from crossing points of the noise composite waveform and a high level discrimination threshold value/low level discrimination threshold value for the signal waveform, and checking of the rising time/falling time of the clock waveform in the noticed wiring line may be performed based on the times.

When the simulation is performed, the simulation model may be divided into a plurality of files, and simulations with regard to the plurality of files may be executed individually by a plurality of processing sections of a parallel processor which operate parallelly, whereafter simulation result files by the plurality of processing sections are combined.

Similarly, when the simulation is performed, the simulation model may be divided into a plurality of files, and simulations with regard to the plurality of files may be executed individually by a plurality of processing sections interconnected over a network, whereafter simulation result files by the plurality of processing sections are combined.

The noise checking method may further comprise

the steps of performing a noise analysis with regard to the noise composite waveform, displaying, if a questionable wiring line which has a bad influence on the noticed wiring line is found by the noise analysis, a wiring line pattern including the noticed wiring line and the questionable wiring line on a display section, calculating, if the questionable wiring line displayed on the display section is moved on the display section by means of a pointing device, an actual movement amount of the questionable wiring line corresponding to an amount of the movement by the pointing device, performing, in the state wherein the questionable wiring line is moved by the actual movement amount, the production of the simulation model, the simulation, the synthesis of the noise composite waveform and the noise checking again, and displaying the noise composite waveform after the movement of the questionable wiring line on the display section.

Similarly, the noise checking method may further comprise the steps of performing a noise analysis with regard to the noise composite waveform, displaying, if a noise waveform which has a bad influence on the noticed wiring line is found by the noise analysis, the noise waveform on a display section, and calculating, if the noise

00507"0490259  
5 waveform displayed on the display section is moved  
on the display section by means of a pointing device,  
a timing changing amount of the noise waveform  
corresponding to an amount of the movement by the  
pointing device and dynamically changing a  
generation timing of the noise waveform by the  
timing changing amount. At this time, the  
synthesis of the noise composite waveform and the  
noise checking may be performed again using the  
noise waveform whose generation timing has been  
dynamically changed, and the noise composite  
waveform after the timing changing of the noise  
waveform may be displayed on the display section.

10 The noise checking method may further comprise  
15 the steps of calculating, where ringing is  
superposed on the noise composite waveform, a  
damping resistance value with which the ringing can  
be eliminated if the damping resistor is added to  
the noticed wiring line, displaying candidate part  
20 data corresponding to the damping resistance value  
on the display section, performing, in a state  
wherein a part selected from among the candidate  
part data is added to the noticed wiring line, the  
production of the simulation model, the simulation,  
25 the synthesis of the noise composite waveform and  
the noise checking again, and displaying the noise  
composite waveform after the addition of the part

on the display section.

5 In order to obtain the noise composite waveform, time axis direction distributions of a maximum value and a minimum value of the signal waveform with a delay variation taken into consideration may be calculated and time axis direction distributions of a maximum value and a minimum value of a noise waveform with a noise generation timing variation taken into consideration may be calculated for each kind of noise, and time axis direction distributions of the maximum value and the minimum value obtained by synthesizing the time axis direction distributions of the maximum value and the minimum value of the signal waveform and the time axis direction distributions of the maximum value and the minimum value of the noise waveforms may be used as the noise composite waveform.

20 In this instance, when the noise checking is performed, it is discriminated whether or not both of the time axis direction distributions of the maximum value and the minimum value of the noise composite waveform satisfy logical expected values for a check object pin.

25 When the simulation is performed, a single signal waveform may be calculated under a predetermined condition and a single noise waveform

for each kind of noise may be calculated under the predetermined condition, and, when the noise composite waveform is obtained, the single signal waveform calculated may be shifted within a range of the delay variation to calculate time axis direction distributions of the maximum value and the minimum value of the signal waveform and the single noise waveform calculated may be shifted within a range of the noise generation timing variation to calculate , for each kind of noise, time axis direction distributions of the maximum value and the minimum value of the noise waveform.

Where the noise waveform exists across a plurality of clock cycles, a maximum value compressed noise waveform and a minimum value compressed noise waveform, in which maximum values and minimum values of the noise waveform are compressed into one clock cycle respectively, may be produced by extracting the maximum values and the minimum values of the noise waveform in the same phase of each clock cycle from the clock cycles respectively, and the compressed noise waveforms may be used as the time axis direction distributions of the maximum value and the minimum value of the noise waveform, respectively.

Further, when an overdelay check of the signal waveform is performed by the noise checking, upon

rising of the signal waveform, a waveform obtained by synthesizing the time axis distribution of the minimum value of the noise waveform with the signal waveform may be used as the noise composite waveform, but upon falling of the signal waveform, another waveform obtained by synthesizing the time axis distribution of the maximum value of the noise waveform with the signal waveform may be used as the noise composite waveform.

Similarly, when a racing check of the signal waveform is performed by the noise checking, upon rising of the signal waveform, a waveform obtained by synthesizing the time axis distribution of the maximum value of the noise waveform with the signal waveform may be used as the noise composite waveform, but upon falling of the signal waveform, another waveform obtained by synthesizing the time axis distribution of the minimum value of the noise waveform with the signal waveform may be used as the noise composite waveform.

Meanwhile, according to the present invention, a noise checking apparatus used upon circuit designing for checking noise which has an influence on a signal waveform which propagates in a noticed wiring line on a design object circuit is characterized in that it comprises a model production section for producing a simulation model



of a circuit portion relating to the noticed wiring line, a simulation section for performing a simulation using the simulation model produced by the model production section to calculate a signal waveform which propagates in the noticed wiring line and calculate a noise waveform superposed on the signal waveform in the noticed wiring line for each kind of noise, a noise waveform synthesis section for synthesizing the signal waveform and the noise waveforms calculated by the simulation section with generation timings of the noise waveforms taken into consideration to obtain a noise composite waveform which is the signal waveform on which the noise is superposed, and a noise checking section for performing noise checking based on the noise composite waveform obtained by the noise waveform synthesis section.

In this manner, with the noise checking method and the noise checking apparatus of the present invention, the following effects or advantages can be achieved.

(1) A simulation is performed to calculate various kinds of noise such as waveform rounding, reflection noise, crosstalk noise and synchronous switching noise, and the noises are synthesized with generation timings thereof taken into consideration to obtain a noise composite waveform,

and then noise checking with regard to a path which includes a noticed wiring line is performed based on the noise composite waveform. Accordingly, it is possible to systematically check/analyze various kinds of noise based on a signal waveform proximate to an actual signal waveform with the various kinds of noise taken into consideration. Consequently, the accuracy in noise calculation is augmented significantly and also the accuracy in noise checking is augmented significantly and the time required for noise checking can be reduced significantly. Besides, the burden to a designer in noise analysis can be reduced to augment the working efficiency significantly.

(2) Where an adjacent wiring line to a noticed wiring line has a plurality of proximate portions, a simulation is performed with regard to the individual proximate portions and the noticed wiring line to calculate noise waveforms, and the noise waveforms calculated with regard to all of the proximate portions and the signal waveform are synthesized with generation timings of the noise waveforms taken into consideration. Consequently, noise from the proximate portions can be taken into consideration to obtain a noise composite waveform without estimating the noise excessively lower than actual noise and in a short time.

(3) The processing time can be reduced significantly by dividing a simulation model and executing simulations parallelly making use of a plurality of processing sections of a parallel processor or on a network.

(4) When a questionable wiring line which has an influence on a noticed wiring line is moved on a display section, a noise composite waveform after the movement is displayed on the real time basis, or candidates to a damping resistance value are determined and presented and a noise composite waveform when a part corresponding to a damping resistance value is selected and added to the noticed wiring line is displayed. Consequently, a noise analysis can be facilitated, and the man-hours of a designer can be reduced to reduce the burden to the designer and the working efficiency can be further augmented.

(5) When a noise waveform which has an influence on a noticed wiring line is moved on a display section, the generation timing (input delay timing) of the noise waveform can be dynamically changed on the real time basis only by a timing changing amount corresponding to the amount of movement of the noise waveform. Consequently, a delay time file need not be changed and the man-hours can be reduced significantly. Further, a noise

composite waveform in a state wherein the generation timing of the noise waveform is changed can be obtained and displayed on the real time basis without performing a simulation again.

5 Consequently, a noise analysis can be facilitated, and the man-hours of a designer can be reduced to reduce the burden to the designer and the working efficiency can be further augmented.

10 (6) Time axis direction distributions of a maximum value and a minimum value obtained by synthesizing time axis direction distributions of a maximum value and a minimum value of a signal waveform with a delay variation taken into consideration and time axis direction  
15 distributions of a maximum value and a minimum value of a noise waveform with a noise generation timing variation taken into consideration are used as a noise composite waveform. Consequently, a noise check with a delay variation and noise generation  
20 timing variations taken into consideration can be performed only with two noise composite waveforms (time axis direction distributions of the maximum value and the minimum value), and the accuracy in noise calculation is augmented significantly and  
25 also the accuracy in the noise check is augmented significantly.

(7) A single signal waveform obtained by a

simulation is shifted within a range of a delay variation and each noise waveform obtained by the simulation is shifted within a range of a noise generation timing variation. Consequently, time axis direction distributions of a maximum value and a minimum value of a signal waveform and noise waveforms can be calculated while the number of times of execution of a circuit simulation or arithmetic operation for synthesis is minimized. This contributes to augmentation of the accuracy in noise calculation and the accuracy in noise checking while the man-hours of a designer are reduced significantly.

(8) Where a noise waveform exists across a plurality of clock cycles, a compressed noise waveform obtained by extracting and compressing maximum values and minimum values of the noise waveform in the same phase of each clock cycle is used. Consequently, the worst condition when various kinds of noise overlap can be detected readily, which contributes not only to augmentation of the accuracy in noise calculation or the accuracy in noise checking but also to augmentation of reduction of the processing time.

#### Brief Description of the Drawings

FIG. 1 is a block diagram of a principle of

the present invention;

FIG. 2 is a block diagram showing a functional configuration of a noise checking apparatus as a first embodiment of the present invention;

5        FIG. 3A is a diagrammatic view showing an example of a configuration of a Ded net and a Ding net;

10        FIG. 3B is a view illustrating an example of an arrangement of a simulation model with regard to the example shown in FIG. 3A;

FIG. 4 is a diagrammatic view showing an image of a circuit simulation process in the first embodiment;

15        FIG. 5 is a diagrammatic view showing an example of a printed board on which a net which has an influence on a noticed net is disposed;

FIGS. 6A and 6B are diagrammatic views illustrating an example of modeling of the net shown in FIG. 5;

20        FIG. 7 is a diagrammatic view illustrating an example wherein a proximate portion of the printed board shown in FIG. 5 is divided into three portions A, B, and C;

25        FIGS. 8A to 8C are diagrammatic views illustrating another example of modeling of the net shown in FIG. 5;

FIG. 9 is a diagrammatic view showing an image

of a noise synthesis process in the first embodiment;

FIGS. 10A and 10B are diagrammatic views both illustrating noise synthesis in the first embodiment, and wherein FIG. 10A is a view showing a net pattern of a noise synthesis object and FIG. 10B is a time chart illustrating a noise synthesis procedure in the first embodiment;

FIG. 11 is a diagram illustrating a calculation scheme for a maximum delay time and a minimum delay time from a noise composite waveform in the first embodiment;

FIG. 12 is a diagrammatic view showing an example of a circuit which becomes an object of an overdelay/racing checks in the first embodiment;

FIG. 13 is a diagram illustrating a pulse period check of a clock waveform in the first embodiment;

FIG. 14 is a diagram illustrating a pulse width check of a clock waveform in the first embodiment;

FIG. 15 is a diagram illustrating a check of a rising time/falling time of a clock waveform in the first embodiment;

FIG. 16 is a block diagram showing a functional configuration of a noise checking apparatus as a first modification to the first embodiment of the present invention;

FIGS. 17A and 17B are views illustrating file division (number of nodes: 4) in the first modification to the first embodiment;

5 FIG. 18 is a diagrammatic view illustrating a circuit simulation in the first modification to the first embodiment;

10 FIG. 19 is a diagrammatic view showing an image of a merging process and a noise synthesis process of a simulation result in the first modification to the first embodiment;

FIG. 20 is a block diagram showing a functional configuration of a noise checking apparatus as a second modification to the first embodiment of the present invention;

15 FIGS. 21A and 21B are views illustrating file division (number of nodes: 2) in the second modification to the first embodiment;

20 FIG. 22 is a diagrammatic view illustrating a circuit simulation in the second modification to the first embodiment;

FIG. 23 is a diagrammatic view showing an image of a merging process and a noise synthesis process of a simulation result in the second modification of the first embodiment;

25 FIG. 24 is a block diagram showing a functional configuration of a noise checking apparatus as a third modification to the first embodiment of the



present invention;

FIGS. 25A to 25C are diagrammatic views all showing an example of a display upon movement of a net in the third modification to the first embodiment;

FIGS. 25D to 25F are diagrammatic views showing an example of a display of noise composite waveforms corresponding to FIGS. 25A to 25C, respectively;

FIG. 26 is a block diagram showing a functional configuration of a noise checking apparatus as a fourth modification to the first embodiment of the present invention;

FIG. 27 is a schematic view showing an example of a display of a noise waveform in the fourth modification of the first embodiment;

FIG. 28 is a schematic view showing an example of a display of a noise waveform upon movement in the fourth modification of the first embodiment;

FIG. 29 is a schematic view showing an example of a display of a noise composite waveform upon movement of a noise waveform in the fourth modification of the first embodiment;

FIG. 30 is a block diagram showing a functional configuration of a noise checking apparatus as a fifth modification to the first embodiment of the present invention;

FIG. 31 is a diagrammatic view illustrating insertion of a damping resister in the fifth modification of the first embodiment;

FIG. 32 is a diagram showing an example of a value of the damping resistance and a variation of a noise composite waveform in the fifth modification of the first embodiment;

FIGS. 33A to 33C are diagrammatic views all illustrating a synthesis procedure of a signal waveform and noise waveforms in a noise check method as a second embodiment of the present invention;

FIG. 34 is a diagrammatic view illustrating a noise check in which a clock timing is taken into consideration in the second embodiment;

FIG. 35 is a time chart illustrating a noise waveform compression scheme in the second embodiment;

FIG. 36 is a diagram showing a compressed noise waveform which is obtained by the noise waveform compression scheme in the second embodiment;

FIGS. 37A to 37G are time charts illustrating a noise synthesis scheme in the second embodiment;

FIG. 38 is a diagrammatic view illustrating timing definition when a path can be developed from a data input to a noticed FF;

FIG. 39A is a diagram illustrating a noise waveform synthesis scheme upon single switching

waveform calculation in the second embodiment;

FIG. 39B is a diagram showing a compressed noise waveform which is applied in FIG. 39A;

5 FIG. 40A is a diagram illustrating a noise waveform synthesis scheme upon repeat switching waveform calculation in the second embodiment;

FIG. 40B is a diagram showing a compressed noise waveform which is applied in FIG. 40A;

10 FIG. 41 is a diagram illustrating a checking scheme of a phase relationship between noise and a clock signal in the second embodiment; and

15 FIGS. 42A and 42B are diagrams illustrating a calculation scheme of a noise waveform where noise is generated asynchronously with a clock signal in the second embodiment.

#### Best Mode for Carrying out the Invention

[0] Description of the Principle of the Invention

20 FIG. 1 is a block diagram of a principle of the present invention. Referring to FIG. 1, the noise checking apparatus of the present invention is an apparatus used upon circuit designing for checking noise which has an influence on a signal  
25 waveform which propagates in a noticed wiring line on a design object circuit, and includes a model production section 3, a simulation section 4, a

noise waveform synthesis section 5 and a noise checking section 6.

5       The model production section 3 produces a simulation model of a circuit portion relating to the noticed wiring line based on circuit information 1 and wiring information 2.

10       The simulation section 4 performs a simulation using the simulation model produced by the model production section 3 to calculate a signal waveform which propagates in the noticed wiring line and calculate a noise waveform which is superposed on the signal waveform in the noticed wiring line for each kind of noise.

15       The noise waveform synthesis section 5 synthesizes the signal waveform and the noise waveforms calculated by the simulation section 4 with generation timings of the noise waveforms into consideration to obtain a noise composite waveform which is the signal waveform on which the noise is superposed.

20       The noise checking section 6 checks the noise based on the noise composite waveform obtained by the noise waveform synthesis section 5.

25       At this time, where an adjacent wiring line to the noticed wiring line is turned back in such a manner as to have a plurality of proximate portions which can electrically interfere with the noticed

wiring line, the model production section 3 produces simulation models with regard to the individual proximate portions of the adjacent wiring line and the noticed wiring line and the simulation section 4 calculates the noise waveforms using the simulation models, and then the noise waveform synthesis section 5 synthesizes the noise waveforms calculated with regard to all of the proximate portions and the signal waveform with generation timings of the noise waveforms taken into consideration.

The noise checking section 6 may extract a maximum delay time and a minimum delay time of the noticed wiring line from the noise composite waveform and perform overdelay/racing checking for the noticed wiring line using the maximum delay time and the minimum delay time.

Where the signal waveform which propagates in the noticed wiring line is a clock waveform, the noise checking section 6 may calculate a pulse period of the noise composite waveform from crossing points of the noise composite waveform and a high level discrimination threshold value/low level discrimination threshold value for the signal waveform and perform pulse period checking of the clock waveform in the noticed wiring line based on the pulse period. As an alternative, the noise

checking section 6 may calculate a rising width and a falling width of the noise composite waveform from crossing points of the noise composite waveform and a high level discrimination threshold value/low level discrimination threshold value for the signal waveform and perform pulse width checking of the clock waveform in the noticed wiring line based on the rising width and the falling width. As another alternative, the noise checking section 6 may calculate a time required for the noise composite waveform to rise and another time required for the noise composite waveform to fall from crossing points of the noise composite waveform and a high level discrimination threshold value/low level discrimination threshold value for the signal waveform and perform checking of the rising time/falling time of the clock waveform in the noticed wiring line based on the times.

The simulation section 4 described above may include a file dividing section for dividing the simulation model into a plurality of files, a parallel processor having a plurality of processing sections for executing simulations with regard to the plurality of files obtained by the division of the file dividing section parallelly, and a file combining section for combining simulation result files by the plurality of processing sections.

Similarly, the simulation section 4 described above may include a file dividing section for dividing the simulation model into a plurality of files, a network interconnecting a plurality of processing sections for executing simulations with regard to the plurality of files parallelly, and a file combining section for combining simulation result files by the plurality of processing sections.

The noise checking apparatus may be constructed such that it further comprises a noise composite waveform analysis section for performing a noise analysis with regard to the noise composite waveform, a display section for displaying, if a questionable wiring line which has a bad influence on the noticed wiring line is found by the noise composite waveform analysis section, a wiring line pattern including the noticed wiring line and the questionable wiring line, a pointing device for moving the questionable wiring line displayed on the display section on the display section, and a movement amount calculation section for calculating an actual movement amount of the questionable wiring line corresponding to an amount of the movement by the pointing device, and that, in the state wherein the questionable wiring line is moved by the actual movement amount, the model

production section 3, the simulation section 4, the noise waveform synthesis section 5 and the noise checking section 6 are operated again and the noise composite waveform after the movement of the questionable wiring line is displayed on the display section.

Similarly, the noise checking apparatus may further comprise a noise composite waveform analysis section for performing a noise analysis with regard to the noise composite waveform, a display section for displaying, if a noise waveform which has a bad influence on the noticed wiring line is found by the noise composite waveform analysis section, the noise waveform, and a timing changing amount calculation section for calculating a timing changing amount of the noise waveform corresponding to an amount of the movement by the pointing device and dynamically changing a generation timing of the noise waveform by the timing changing amount. At this time, the noise waveform synthesis section 5 and the noise checking section 6 may be operated again in a state wherein the generation timing of the noise waveform is changed, and the noise composite waveform after the timing changing of the noise waveform may be displayed on the display section.

The noise checking apparatus may be



constructed such that it further comprises a  
damping resistance value calculation section for  
calculating, where ringing is superposed on the  
noise composite waveform, a damping resistance  
5 value with which the ringing can be eliminated if  
the damping resistor is added to the noticed wiring  
line, a part searching section for searching for  
candidate part data corresponding to the damping  
resistance value calculated by the damping  
10 resistance value calculation section, a displaying  
section for displaying the candidate part data  
searched out by the part searching section, and a  
selective inputting section for selecting a part  
from among the candidate part data displayed on the  
15 display section, and that, in a state wherein the  
part selected from among the candidate part data  
is added to the noticed wiring line, the model  
production section 3, the simulation section 4, the  
noise waveform synthesis section 5 and the noise  
20 checking section 6 are operated again, and the noise  
composite waveform after the addition of the part  
is displayed on the display section.

The noise waveform synthesis section 5 may  
calculate time axis direction distributions of a  
25 maximum value and a minimum value of the signal  
waveform with a delay variation taken into  
consideration and calculate time axis direction

distributions of a maximum value and a minimum value of a noise waveform with a noise generation timing variation taken into consideration for each kind of noise, and synthesize the time axis direction distributions of the maximum value and the minimum value of the signal waveform and the time axis direction distributions of the maximum value and the minimum value of the noise waveforms to obtain time axis direction distributions of the maximum value and the minimum value as the noise composite waveform.

In this instance, the noise checking section 6 discriminates whether or not both of the time axis direction distributions of the maximum value and the minimum value of the noise composite waveform satisfy logical expected values for a check object pin to perform the noise checking.

The simulation section 4 may calculate a single signal waveform under a predetermined condition and calculate a single noise waveform for each kind of noise under the predetermined condition, and the noise waveform synthesis section 5 may shift the calculated single signal waveform within a range of the delay variation to calculate time axis direction distributions of the maximum value and the minimum value of the signal waveform and shift the calculated single noise waveform for

each kind of noise within a range of the noise generation timing variation to calculate, for each kind of noise, time axis direction distributions of the maximum value and the minimum value of the noise waveform.

Where the noise waveform exists across a plurality of clock cycles, the noise waveform synthesis section 5 may extract maximum values and minimum values of the noise waveform in the same phase of each clock cycle from the clock cycles respectively to produce a maximum value compressed noise waveform and a minimum value compressed noise waveform wherein the maximum values and the minimum values of the noise waveform are compressed into one clock cycle respectively, and use the compressed noise waveforms as the time axis direction distributions of the maximum value and the minimum value of the noise waveform, respectively.

Further, when the noise checking section 6 performs an overdelay check of the signal waveform, the noise waveform synthesis section 5 may synthesize, upon rising of the signal waveform, the time axis distribution of the minimum value of the noise waveform with the signal waveform to obtain the noise composite waveform, but synthesize, upon falling of the signal waveform, the time axis

distribution of the maximum value of the noise waveform with the signal waveform to obtain the noise composite waveform.

5 Similarly, when the noise checking section 6 performs a racing check of the signal waveform, the noise waveform synthesis section 5 may synthesize, upon rising of the signal waveform, the time axis distribution of the maximum value of the noise waveform with the signal waveform to obtain the noise composite waveform, but synthesize, upon 10 falling of the signal waveform, the time axis distribution of the minimum value of the noise waveform with the signal waveform to obtain the noise composite waveform.

15 In the noise checking apparatus of the present invention described above, a circuit simulation model is produced and a circuit simulation is performed with regard to a noticed wiring line, and various kinds of noise such as waveform rounding, reflection noise, crosstalk noise and simultaneous 20 SW (switching) noise of a transmission line are calculated. Then, the noises are synthesized with generation timings of the noises take into consideration to obtain a noise composite waveform.

25 Then, noise checking (a noise margin check, an overdelay/racing checks, a clock signal check and so forth) of a path including the noticed wiring

line is performed based on the noise composite waveform. Accordingly, the various kinds of noise can be checked and analyzed systematically with a signal waveform proximate to an actual signal waveform with the various kinds of noise taken into consideration.

In this manner, with the noise checking apparatus of the present invention, the following effects or advantages can be achieved.

(1) A simulation is performed to calculate various kinds of noise such as waveform rounding, reflection noise, crosstalk noise and synchronous switching noise, and the noises are synthesized with generation timings thereof taken into consideration to obtain a noise composite waveform, and then noise checking with regard to a path which includes a noticed wiring line is performed based on the noise composite waveform. Accordingly, it is possible to systematically check/analyze various kinds of noise based on a signal waveform proximate to an actual signal waveform with the various kinds of noise taken into consideration. Consequently, the accuracy in noise calculation is augmented significantly and also the accuracy in noise checking is augmented significantly and the time required for noise checking can be reduced significantly. Besides, the burden to a designer

in noise analysis can be reduced to augment the working efficiency significantly.

(2) Where an adjacent wiring line to a noticed wiring line has a plurality of proximate portions, a simulation is performed with regard to the individual proximate portions and the noticed wiring line to calculate noise waveforms, and the noise waveforms calculated with regard to all of the proximate portions and the signal waveform are synthesized with generation timings of the noise waveforms taken into consideration. Consequently, noise from the proximate portions can be taken into consideration to obtain a noise composite waveform without estimating the noise excessively lower than actual noise and in a short time.

(3) The processing time can be reduced significantly by dividing a simulation model and executing simulations parallelly making use of a plurality of processing sections of a parallel processor or on a network.

(4) When a questionable which has an influence on a noticed wiring line is moved on a display section, a noise composite waveform after the movement is displayed on the real time basis, or candidates to a damping resistance value are determined and presented and a noise composite waveform when a part corresponding to a damping

resistance value is selected and added to the noticed wiring line is displayed. Consequently, a noise analysis can be facilitated, and the man-hours of a designer can be reduced to reduce the burden to the designer and the working efficiency can be further augmented.

(5) When a noise waveform which has an influence on a noticed wiring line is moved on a display section, the generation timing (input delay timing) of the noise waveform can be dynamically changed on the real time basis only by a timing changing amount corresponding to the amount of movement of the noise waveform. Consequently, a delay time file need not be changed and the man-hours can be reduced significantly. Further, a noise composite waveform in a state wherein the generation timing of the noise waveform is changed can be obtained and displayed on the real time basis without performing a simulation again. Consequently, a noise analysis can be facilitated, and the man-hours of a designer can be reduced to reduce the burden to the designer and the working efficiency can be further augmented.

(6) Time axis direction distributions of a maximum value and a minimum value obtained by synthesizing time axis direction distributions of a maximum value and a minimum value of a signal

waveform with a delay variation taken into consideration and time axis direction distributions of a maximum value and a minimum value of a noise waveform with a noise generation timing variation taken into consideration are used as a noise composite waveform. Consequently, a noise check with a delay variation and noise generation timing variations taken into consideration can be performed only with two noise composite waveforms (time axis direction distributions of the maximum value and the minimum value), and the accuracy in noise calculation is augmented significantly and also the accuracy in the noise check is augmented significantly.

(7) A single signal waveform obtained by a simulation is shifted within a range of a delay variation and each noise waveform obtained by the simulation is shifted within a range of a noise generation timing variation. Consequently, time axis direction distributions of a maximum value and a minimum value of a signal waveform and noise waveforms can be calculated while the number of times of execution of a circuit simulation or arithmetic operation for synthesis is minimized. This contributes to augmentation of the accuracy in noise calculation and the accuracy in noise checking while the man-hours of a designer are



reduced significantly.

(8) Where a noise waveform exists across a plurality of clock cycles, a compressed noise waveform obtained by extracting and compressing maximum values and minimum values of the noise waveform in the same phase of each clock cycle is used. Consequently, the worst condition when various kinds of noise overlap can be detected readily, which contributes not only to augmentation of the accuracy in noise calculation or the accuracy in noise checking but also to augmentation of reduction of the processing time.

#### [1] Description of the First Embodiment

FIG. 2 is a block diagram showing a functional configuration of a noise checking apparatus as a first embodiment of the present invention. As shown in FIG. 2, the noise checking apparatus of the first embodiment is an apparatus used upon circuit designing for checking noise which has an influence on a signal waveform which propagates in a noticed wiring line (hereinafter referred to as noticed net) on a design object circuit, and includes a circuit net list database 11, a mounting database 12, a data extraction section 13, a circuit model production section 14, a circuit simulator 15, a noise waveform synthesis section 16, a delay time file 17, a noise checking section 18, a noise

composite waveform analysis section 19 and a display unit 20.

5 The circuit net list database 11 has circuit information (a net list) of the design object circuit stored in advance therein, and the mounting database 12 has wiring information of the design object circuit stored in advance therein.

10 The data extraction section 13 extracts necessary circuit information and wiring information (information regarding the noticed net and a net or nets proximate to the noticed net) from the circuit net list database 11 and the mounting database 12 and outputs the extracted information to the circuit model production section 14.

15 The circuit model production section (model generation section) 14 produces a simulation model of a circuit portion relating to the noticed net based on the circuit information and the wiring information extracted from the circuit net list database 11 and the mounting database 12 by the data  
20 extraction section 13.

The circuit simulator (simulation section) 15 performs a simulation using the simulation model generated by the circuit model production section  
25 14 to calculate a signal waveform which propagates in the noticed net and calculate a noise waveform superposed on the signal waveform in the noticed

net for each kind of noise. It is to be noted that, in the present embodiment, the circuit simulator 15 calculates a signal waveform (transmission line waveform), which propagates in the noticed net, in the form of a signal waveform which includes rounding of the waveform and reflection noise and further calculates noise waveforms of crosstalk noise, simultaneous switching noise and so forth.

The noise waveform synthesis section 16 refers to the delay times stored in the delay time file 17 and synthesizes the signal waveform and the noise waveforms calculated by the circuit simulator 15 taking times required for the noise waveforms to reach a noticed point (that is, timings at which the noise waveforms are generated at the noticed point) into consideration to obtain a noise composite waveform which is the waveform on which the noise is superposed.

The delay time file 17 has information regarding delay times of the design object circuit stored in advance therein. The delay time file 17 stores, for example, delay times from start points to end points of all nets which may become a noticed net, delay times from drivers to the start points of the nets, delay times from the end points of the nets to receivers, and so forth.

The noise checking section 18 performs noise

checks such as an overdelay/racing check, a pulse period check of a clock waveform, a pulse width check of the clock waveform, and a check of a rising time/falling time of the clock waveform based on the noise composite waveform obtained by the noise waveform synthesis section 16 using, for example, a scheme which is hereinafter described with reference to FIGS. 11 to 15.

The noise composite waveform analysis section 19 performs noise analyses such as a noise margin analysis and an overdelay/racing analyses of the noise composite waveform obtained by the noise waveform synthesis section 16 and outputs a result of the analyses as an analysis list. The noise composite waveform analysis section 19 further has a function of causing the display unit [display section, GD (Graphic Display)] 20 to display the noise analysis result and a check result by the noise checking section 18.

The noise checking apparatus of the first embodiment having the configuration described above performs noise checking in the following manner.

(1-1) The data extraction section 13 extracts the circuit information and the wiring information from the circuit net list database 11 and the mounting database 12, and the circuit model

production section 14 produces a circuit simulation model based on the extracted information.

The circuit simulation model in the present embodiment includes the following contents.

5           For example, where an object net includes a Ded net [net influenced by noise (noticed net): net A] and Ding nets (nets which provide noise to the Ded net: net B and net C) as shown in FIG. 3A, the circuit simulation model includes four simulation models as shown in FIG. 3B. In particular, the circuit simulation model includes two simulation models of an UP waveform (rising waveform) and a DOWN waveform (falling waveform) (UP of the net A and DN of the net A) for the Ded net, and two simulation models for the net B and the net C of the Ding nets.

10           It is to be noted that the number of Ding nets typically is 10 to approximately 100, but is sometimes greater than approximately 100.

20           The character "D" of the Ded net and the Ding nets is the initial letter of "disturb", and the "Ded net" is a net (disturbed net) which is disturbed and the "Ding net" is a net (disturbing net) which disturbs. Further, "DOWN" which signifies  
25           " falling" may be hereinafter referred to simply as "DN".

(1-2) The circuit simulator 15 performs a

simulation with regard to the circuit simulation model to determine a transmission line waveform (signal waveform) of the noticed net including waveform rounding, reflection noise and so forth and determine noise waveforms of crosstalk noise, simultaneous switching noise and so forth.

In particular, as shown in FIG. 4, a personal computer (PC) or a work station (WS) which functions as the circuit simulator 15 performs a circuit simulation with regard to the four simulation models (file name: spc000.sp) described above to obtain a noise analysis result (file name: spc000.outlist) of the UP of the net A, the DN of the net A, the net B and the net C.

It is to be noted that the circuit simulator 15 actually is a program (software), and the program is started up and executed on the personal computer (hereinafter referred to simply as PC) or the work station (hereinafter referred to simply as WS) so that the PC or the WS functions as the circuit simulator 15.

As shown in FIG. 5, where a net (noise net) ② whose noise has an influence on a net (noticed net) ① is disposed in parallel to the net ① on a printed circuit board such that a section P1-P2 thereof forms the most proximate portion and has a plurality of (three here) proximate portions

which can electrically interfere with the noticed net A since it is turned back by a plurality of times (twice here) in this section P1-P2, modeling and a noise simulation of the circuit can be performed in the following manner. It is to be noted that, in FIG. 5, reference characters d1 and d2 denote drivers for the noticed net and the noise net, respectively, and r1 and r2 denote receivers for the noticed net and the noise net, respectively.

Taking notice of the section P1-P2 within which the net ① and the net ② are most proximate to each other, a model with which noise simulation only for the section P1-P2 can be performed is produced and a simulation is performed with the model.

In particular, as shown in FIG. 6B, such a circuit as shown in FIG. 6A is divided into a portion where the net ① and the net ② are spaced away from each other (a portion where they do not electrically interfere with each other) and another portion where the net ① and the net ② are proximate to each other (a portion where they can electrically interfere with each other). Then, a portion of the most proximate portion wherein two lines extend in parallel to each other is modeled collectively as a single "Line 02", and another portion of the most proximate portion wherein four lines extend in

parallel to each other is modeled collectively as a single "Line 04". The other portions where the net ① and the net ② are spaced away from each other are modeled as a single line "Line 01". The circuit model production section 14 produced a plurality of models with which an influence of noise can be investigated in this manner, and the circuit simulator 15 performs a circuit simulation with the models.

However, if modeling is performed as shown in FIG. 6B to perform a simulation of noise, then the simulation is performed on the assumption that, for the single portion "Line 04" composed collectively of the four lines, only the single line has an influence on the noticed net ①. Therefore, there is the possibility that noise obtained by a simulation performed with the model "Line 04" may be lower than noise which is actually generated in the noticed net ① and the influence of the noise may be evaluated excessively low. Further, with the method wherein a plurality of types of models (Line 01, Line 02 and Line 04) are prepared, it is difficult to estimate how many models should be prepared, and in most cases, much processing time is required as the time for one simulation.

Therefore, the present embodiment uses a method wherein the most proximate portion is



modeled first to perform a simulation and then the second most proximate portion is modeled, whereafter a simulation is performed by a number of lines of proximate portions like the third and fourth most proximate portions (the number of parallel lines), and all noise amounts are synthesized for evaluation.

In particular, where the noise net ② has three proximate portions which can electrically interfere with the noticed net ① since the net ② is turned back by a plurality of times (twice here) as shown in FIG. 7, the section P1-P2 is divided into proximate portions A, B and C. Then, only the proximate portion A is first modeled into a parallel model (Line 02) as shown in FIG. 8A by the circuit model production section 14 and a simulation is performed by the circuit simulator 15. Then, only the proximate portion B is modeled into another parallel model (Line 02) by the circuit model production section 14 as shown in FIG. 8B and a simulation is performed by the circuit simulator 15. Further, only the proximate portion C is modeled into a further parallel model (Line 02) as shown in FIG. 8C by the circuit model production section 14 and a simulation is performed by the circuit simulator 15. All noise amounts determined for the individual proximate portions as just

described are synthesized in such a manner as hereinafter described by the noise waveform synthesis section 16, and the noise checking section 18 and the noise composite waveform analysis section 19 use a result of the synthesis (noise composite waveform) to perform noise evaluation.

In the modeling scheme illustrated in FIG. 6B, only the most proximate portion (proximate portion A) is used as an object of modeling and noise amounts at the other portions (proximate portions B and C) are not taken into consideration. Consequently, there is the possibility that noise may be evaluated excessively low. However, employment of the modeling scheme illustrated in FIGS. 8A to 8C prevents noise from being evaluated lower than actual noise.

Further, where a plurality of parallel models (Line 02 and Line 04) are prepared as shown in FIG. 6B, much simulation time is required. However, where the modeling scheme illustrated in FIGS. 8A to 8C is used, since the time required for one simulation is reduced, the overall noise analysis time/noise checking time can be reduced.

(1-3) The transmission line waveform (signal waveform) and the noise waveforms obtained by the circuit simulator 15 are synthesized by the noise

waveform synthesis section 16. In this instance, the noise waveform synthesis section 16 refers to the delay time file 17 and synthesizes the noise waveforms taking arrival delay times of the individual noises into consideration. In particular, a noise composite waveform is obtained from a simulation result (file name: spc000.outlist) obtained from the circuit simulator 15 as seen from FIG. 9.

In the following, a noise synthesis process by the noise waveform synthesis section 16 is described with reference to ① to ④ of FIG. 10B using a net shown in FIG. 10A as an example.

Referring to FIG. 10A, a net A is a net (Ded net: noticed net) which is influenced by noise, and a net B is a net (Ding net) which provides noise to the net A. One end of the net A is connected to a driver DR, and the other end of the net A is connected to a receiver RV. One end of the net B which has a portion disposed in parallel to the net A is connected to a circuit element L which includes a flip-flop FF.

Here, the delay time from the driver DR to the receiver RV is represented by d1, the delay time from the flip-flop FF of the circuit element L to an A point (start point of the net B) by d2, and the delay time from the A point to an input terminal

of the receiver RV (end point of the net A) through the net B and the net A. It is to be noted that the delay times d1 to d3 are stored in advance in the delay time file 17 as described hereinabove.

5           It is assumed that a transmission line waveform (signal waveform) indicated in ① of FIG. 10B is obtained as an UP waveform (rising waveform) at the input terminal of the receiver RV when the output of the driver DR rises as a result of a circuit simulation regarding the net A described above in  
10           which waveform rounding, reflection noise and so forth are taken into consideration. It is to be noted that the time point 0 of FIG. 10B is a point of time when the output of the driver DR is turned  
15           on.

          Also it is assumed that a noise waveform a shown in ② of FIG. 10B is obtained as crosstalk noise from the net B to the net A. Further, a noise waveform b shown in ③ of FIG. 10B is obtained as simultaneous  
20           switching noise (in the figure, represented as simultaneous SW noise) by the driver DR. Here, the simultaneous switching noise is noise which is generated by a fluctuation of the power supply side or the ground side when a plurality of switches are  
25           put into an on-state simultaneously. It is to be noted that, in the noise waveform b in ③ of FIG. 10B, a waveform which is convex to the upper side

shows a noise waveform by a power supply side fluctuation, and another waveform which is convex to the lower side shows a noise waveform by a fluctuation of the ground side.

5           When a transmission line waveform (signal waveform) and noise waveforms of the noticed net A are supplied to the noise waveform synthesis section 16, the noise waveform synthesis section 16 first reads out the delay time d3 from the A point  
10 of the net B to the input terminal of the receiver RV of the net A from the delay time file 17, displaces the crosstalk noise waveform by the time d3 as shown in ② of FIG. 10B with reference to the time point 0, reads out the delay time d2 from the flip-flop  
15 FF of the circuit element L to the A point, and then displaces the crosstalk noise waveform further by the time d2 as shown in ② of FIG. 10B. Accordingly, the crosstalk noise waveform with the noise generation timing taken into consideration assumes  
20 the position indicated by a solid line in ② of FIG. 10B.

          Then, the noise waveform synthesis section 16 reads out the delay time d1 from the driver DR to the receiver RV from the delay time file 17 and  
25 displaces the simultaneous switching noise waveform by the time d1 as shown in ③ of FIG. 10B.

          After the crosstalk noise and the simultaneous

switching noise with the delay times taken into consideration are determined in such a manner as described above, the noise waveform synthesis section 16 synthesizes the noise waveforms and the transmission line waveform (signal waveform) shown in ① of FIG. 10B to obtain a noise composite waveform shown in ④ of FIG. 10B.

(1-4) The noise checking section 18 performs noise checks such as an overdelay check and a racing check for the noise composite waveform obtained by the noise waveform synthesis section 16 in such a manner as described above.

(1-4-1) If, for example, such a noise composite waveform as shown in FIG. 11 is calculated, then the noise checking section 18 extracts a maximum delay time  $T_{dmax}$  and a minimum delay time  $T_{dmin}$  of the noticed net from the noise composite waveform. Here,  $V_{th}$  denotes a predetermined threshold voltage, and an interval of time from a point of time at which the input waveform reaches the threshold voltage  $V_{th}$  to another point of time at which the noise composite waveform exceeds the threshold voltage  $V_{th}$  for the first time is calculated as the minimum delay time  $T_{dmin}$  whereas another interval of time from the point of time at which the input waveform reaches the threshold voltage  $V_{th}$  to a further point of time at which the

noise composite waveform exceeds the threshold voltage  $V_{th}$  for the second time is calculated as the maximum delay time  $T_{dmax}$ .

Then, the noise checking section 18 performs an overdelay/racing checks of the noticed net using the maximum delay time  $T_{dmax}$  and the minimum delay time  $T_{dmin}$  of the noticed net calculated in such a manner as just described. In a circuit, for example, shown in FIG. 12, a maximum integrated delay time  $TLSI1_{max}$  and a minimum integrated delay time  $TLSI1_{min}$  from all flip-flops connected to a start point x of a noticed net (wiring line between the start point x and an end point y) of an LSI 1 side which is a driver of the noticed net to the start point x are calculated. Then, the maximum delay time  $T_{dmax}$  extracted as above is added to the maximum integrated delay time  $TLSI1_{max}$  and the minimum delay time  $T_{dmin}$  is added to the minimum integrated delay time  $TLSI1_{min}$ .

On another LSI 2 side, a maximum integrated delay time  $TLSI2_{max}$  and a minimum integrated delay time  $TLSI2_{min}$  from the end point y of the noticed net to all flip-flops to which a signal from the end point y comes are calculated, and  $TLSI2_{max}$  is further added to  $TLSI1_{max} + T_{dmax}$  whereas  $TLSI2_{min}$  is further added to  $TLSI1_{min} + T_{dmin}$ .

For example, in FIG. 12, the maximum

integrated delay time  $TL SI1max$  and the minimum integrated delay time  $TL SI1min$  from a flip-flop  $FFa$  ( $FFb$ ) to the start point  $x$  of the noticed net are calculated, and the delay times  $Tdmax$  and  $Tdmin$  of the noticed net are added to them, respectively. Further, the maximum integrated delay time  $TL SI2max$  and the minimum integrated delay time  $TL SI2min$  from the end point  $y$  to a flip-flop  $FFc$  ( $FFd$ ) to which a signal arrives from the end point  $y$  are calculated and added, respectively.

Then, the noise checking section 18 performs an overdelay check by detecting whether or not the maximum integrated delay time ( $TL SI1max + Tdmax + TL SI2max$ ) determined for each reached flip-flop satisfies the following expression (1). Further, the noise checking section 18 performs a racing check by detecting whether or not the minimum integrated delay time ( $TL SI1min + Tdmin + TL SI2min$ ) determined for each reached flip-flop satisfies the following expression (2).

$$TL SI1max + Tdmax + TL SI2max \leq \tau \quad \dots (1)$$

$$TL SI1min + Tdmin + TL SI2min > 0 \quad \dots (2)$$

Meanwhile, as regards a clock signal, the circuit simulator 15 calculates waveform rounding, reflection noise, crosstalk noise and so forth of a transmission line of a net in which the clock signal (clock waveform) propagates and the noise



5 waveform synthesis section 16 generates a noise composite waveform in a similar manner as described above, and then the noise checking section 18 extracts various values necessary for a check from the noise composite waveform and substitutes the values into an expression hereinafter given to perform a check as hereinafter described.

10 (1-4-2) Upon pulse period checking of a clock waveform, the noise checking section 18 extracts such periods LL, LH, HL and HH as shown in FIG. 13 from a noise composite waveform. In particular, the noise checking section 18 extracts four kinds of pulse periods LL, LH, HL and HH of a noise composite waveform of an object of the check from crossing points of the noise composite waveform and a high level discrimination threshold value (voltage value) VIH/low level discrimination threshold value (voltage level) VIL of the signal waveform.

20 The period LL is an interval of time from a point of time at which the noise composite waveform rises and reaches the voltage value VIL to another point of time at which the noise composite waveform rises next and reaches the voltage value VIL. Similarly, the period LH is an interval of time from a point of time at which the noise composite waveform rises and reaches the voltage value VIL to another

25

point of time at which the noise composite waveform rises next and reaches the voltage value VIH. The period HL is an interval of time from a point of time at which the noise composite waveform rises and reaches the voltage value VIH to another point of time at which the noise composite waveform rises next and reaches the voltage value VIL. The period HH is an interval of time from a point of time at which the noise composite waveform rises and reaches the voltage value VIH to another point of time at which the noise composite waveform rises next and reaches the voltage value VIH.

The noise checking section 18 performs a pulse period check of the clock waveform in the noticed net in accordance with the following expression (3) using the periods LL, LH, HL and HH.

$$|\text{periodmax} - \text{periodmin}| \leq \text{tolerance} \dots (3)$$

where periodmax is the highest value among the periods LL, LH, HL and HH, and periodmin is the lowest value among the periods LL, LH, HL and HH.

(1-4-3) Upon a pulse width check of a clock waveform, the noise checking section 18 extracts such values (time intervals) ThwLL, ThwLH, ThwHL, THwHH, TlwLL, TlwLH, TlwHL and TlwHH as shown in FIG. 14 from the noise composite waveform. More particularly, the noise checking section 18 extracts four kinds of rising widths (time

intervals within which the waveform exhibits a high level) ThwLL, ThwLH, ThwHL and ThwHH and four kinds of falling widths (time intervals within which the waveform exhibits a low level) TlwLL, TlwLH, TlwHL and TlwHH of a noise composite waveform of an object of a check from crossing points between the noise composite waveform and the high level discrimination threshold value (voltage value) VIH/low level discrimination threshold value (voltage value) VIL of the signal waveform.

The value ThwLL is an interval of time from a point of time at which the noise composite waveform rises and reaches the voltage value VIL to another point of time at which the noise composite waveform thereafter rises and reaches the voltage value VIL. The value ThwLH is an interval of time from a point of time at which the noise composite waveform rises and reaches the voltage value VIL to another point of time at which the noise composite waveform thereafter falls and reaches the voltage value VIH. The value ThwHL is an interval of time from the point of time at which the noise composite waveform rises and reaches the voltage value VIH to another point of time at which the noise composite waveform thereafter falls and reaches the voltage value VIL. The value ThwHH is an interval of time from a point of time at which the noise composite waveform rises

and reaches the voltage value  $V_{IH}$  to another point of time at which the noise composite waveform thereafter falls and reached the voltage value  $V_{IH}$ .

Similarly, the value  $T_{lwLL}$  is an interval of  
 5 time from a point of time at which the noise composite waveform falls and reaches the voltage value  $V_{IL}$  to another point of time at which the noise composite waveform thereafter rises and reaches the voltage value  $V_{IL}$ . The value  $T_{lwLH}$  is an interval  
 10 of time from a point of time at which the noise composite waveform falls and reaches the voltage value  $V_{IL}$  to another point of time at which the noise composite waveform thereafter rises and reaches the voltage value  $V_{IH}$ . The value  $T_{lwHL}$  is an interval  
 15 of time from the point of time at which the noise composite waveform falls and reaches the voltage value  $V_{IL}$  to another point of time at which the noise composite waveform thereafter rises and reaches the voltage value  $V_{IL}$ . The value  $T_{lwHH}$  is an interval  
 20 of time from a point of time at which the noise composite waveform falls and reaches the voltage value  $V_{IH}$  to another point of time at which the noise composite waveform thereafter rises and reaches the voltage value  $V_{IH}$ .

25 The noise checking section 18 performs a pulse period check of the clock waveform in the noticed net in accordance with the following expressions

(4) to (11) using the values ThwLL, ThwLH, ThwHL, ThwHH, TlwLL, TlwLH, TlwHL and TlwHH.

$$\text{ThwLL} \geq \text{tolerance 1} \quad \dots (4)$$

$$\text{ThwLH} \geq \text{tolerance 2} \quad \dots (5)$$

$$5 \quad \text{ThwHL} \geq \text{tolerance 3} \quad \dots (6)$$

$$\text{ThwHH} \geq \text{tolerance 4} \quad \dots (7)$$

$$\text{TlwLL} \geq \text{tolerance 5} \quad \dots (8)$$

$$\text{TlwLL} \geq \text{tolerance 6} \quad \dots (9)$$

$$\text{TlwLL} \geq \text{tolerance 7} \quad \dots (10)$$

$$10 \quad \text{TlwLL} \geq \text{tolerance 8} \quad \dots (11)$$

(1-4-4) When the rising time/falling time of the clock waveform are checked, the noise checking section 18 extracts such values Tr and Tf as shown in FIG. 15 from the noise composite waveform. In particular, the noise checking section 18 extracts the time Tr required for rising of the noise composite waveform of an object of the check and the time Tf required for falling of the noise composite waveform from crossing points of the noise composite waveform and the high level discrimination threshold value (voltage value) VIH/low level discrimination threshold value (voltage value) VIL of the signal waveform.

The time Tr is an interval of time from a point of time at which the noise composite waveform rises and reaches the voltage threshold value VIL to another point of time at which the noise composite

5 waveform further rises and reaches the voltage value VIH. The time Tf is an interval of time from a point of time at which the noise composite waveform falls and reaches the voltage value VIH to another point of time at which the noise composite waveform further falls and reaches the voltage value VIL.

10 The noise checking section 18 performs checking of the rising time/falling time of the clock waveform in the noticed net in accordance with the following expressions (12) and (13) using the values Tr and Tf.

$$Tr \leq \text{tolerance } 9 \quad \dots (12)$$

$$Tf \leq \text{tolerance } 10 \quad \dots (13)$$

15 (1-5) Meanwhile, in the noise checking apparatus of the present embodiment, the noise composite waveform analysis section 19 performs a noise margin analysis, a delay/racing analyses and so forth of the noise composite waveform and outputs a result of the analyses as an analysis list. The  
20 noise composite waveform analysis section 19 analyzes an influence on noise waveforms when changing a circuit parameter such as, for example, a distance between nets, a damping resistance or the like to solve problems by noise.

25 The checking result by the noise checking section 18 and the noise analysis result by the noise composite waveform analysis section 19 described

above are displayed on the display unit 20 by a display controlling function of the noise composite waveform analysis section 19. Consequently, the designer can refer to the display unit 20 to confirm the noise check result and the noise analysis result of the designated noticed net.

In this manner, in the first embodiment of the present invention, since a noise composite waveform is determined with a delay time taken into consideration to perform noise checking, it is possible to systematically check/analyze various kinds of noise based on a signal waveform proximate to an actual signal waveform with generation timings of the various kinds of noise taken into consideration. Consequently, the accuracy in noise calculation is augmented significantly and also the accuracy in noise checking is augmented significantly and the time required for noise checking can be reduced significantly. Besides, the burden to the designer in noise analysis can be reduced to augment the working efficiency significantly.

[1-A] Description of the First Modification to the First Embodiment

FIG. 16 is a block diagram showing a functional configuration of a noise checking apparatus of a first modification to the first embodiment of the

present invention. The first modification is an example wherein a circuit simulation is performed making use of a parallel processor. It is to be noted that, in FIG. 16, like reference characters to those described hereinabove denote like or substantially like elements, and therefore, description of them is omitted herein.

As shown in FIG. 16, the noise checking apparatus of the first modification is configured similarly to the noise checking apparatus shown in FIG. 2 except that the circuit simulator 15 shown in FIG. 2 is replaced by a file dividing section 22, a parallel processor 23 and a file combining section 24.

The file dividing section 22 divides a simulation model file (refer to, for example, FIG. 17A) produced by the circuit model production section 14 into a plurality of files (for example, such four files as shown in FIG. 17B).

The parallel processor 23 has, for example, as shown in FIG. 18, a plurality of processing sections (CPUs, nodes). Circuit simulations with regard to the plurality of files obtained by the division of the file dividing section 22 are executed parallelly by the plurality of processing sections, and results of the circuit simulations are outputted as a plurality of files (refer to,



for example, FIG. 18).

The file combining section 24 combines the plurality of simulation result files outputted from the parallel processor 23 to produce a single circuit simulation result file, for example, as shown in FIG. 19 and hands over the single circuit simulation result file to the noise waveform synthesis section 16.

The noise checking apparatus of the first modification to the first embodiment having such a configuration as described above performs noise checks in the following manner.

(1-A-1) Similarly as in the first embodiment, the data extraction section 13 extracts the circuit information and the wiring information from the circuit net list database 11 and the mounting database 12, and the circuit model production section 14 produces a circuit simulation model.

At this time, where an object net is composed of, for example, a net A (Ded net) and another net B and a further net C (Ding nets) as shown in FIG. 3A, a circuit simulation model is composed of four simulation models shown in FIG. 3B similarly as in the first embodiment.

(1-A-2) The file dividing section 22 divides the simulation model produced by the circuit model production section 14 in accordance with the number

of nodes of the parallel processor 23 used for the simulation.

For example, where a file (file name spc000.p) of a circuit simulation model is composed of UP/DN of the net A, the net B and the net C as shown in FIG. 17A and the number of nodes of the parallel processor 23 is 4 as shown in FIG. 18, the file dividing section 22 divides the file spc000.sp into a file spc000.sp001 (UP of the net A), another file spc000.sp002 (DN of the net A), a further file spc000.sp003 (the net B) and a still further file spc000.sp004 (the net C) as shown in FIG. 17B.

(1-A-3) Simulations of the four circuit simulation models obtained by the division of the file dividing section 22 are executed parallelly by the four nodes (processing sections) of the parallel processor 23 to determine transmission line waveforms (signal waveforms) including waveform rounding and reflection noise and various noise waveforms of crosstalk noise, simultaneous switching noise and so forth.

In particular, as shown in FIG. 18, the four files obtained by the division are handed over to the parallel processor 23, and the nodes of the parallel processor 23 individually start up a circuit simulator to perform simulations thereby to obtain four simulation result files (file names

spc000.sp001.out to spc000.sp004.out).

(1-A-4) The file combining section 24 combines the four simulation result files from the parallel processor 23 into a single file to obtain a circuit simulation result, and the noise waveform synthesis section 16 produces a noise composite waveform from the circuit simulation result.

In particular, the four simulation result files (file names spc000.sp001.out to spc000.sp004.out) are merged to obtain a single simulation result file spc000.sp.out as shown in FIG. 19. Then, the noise waveform synthesis section 16 refers to the delay time file 17 to synthesize the noise waveforms obtained as the simulation result similarly as in the first embodiment.

(1-A-5) Though not described in detail below, also in the first modification, the noise checking section 18 performs noise checks such as an overdelay check and a racing check of the noise composite waveform obtained by the noise waveform synthesis section 16, and the noise waveform analysis section 19 performs a noise analysis of the noise composite waveform and a noise check result and a noise analysis result are displayed on the display unit 20 in a similar manner as in the first embodiment.

In this manner, in the first modification to the first embodiment, since a circuit simulation model file is divided and simulations are performed parallelly by the plurality of processing sections of the parallel processor 23, the processing time can be reduced significantly.

[1-B] Description of the Second Modification to the Present Embodiment

FIG. 20 is a block diagram showing a functional configuration of a noise checking apparatus as a second modification to the first embodiment of the present invention. The second modification is an example wherein a circuit simulation is performed making use of a PC (personal computer) or a WS (work station) connected to a network. It is to be noted that, in FIG. 20, like reference characters to those described hereinabove denote like or substantially like elements, and therefore, description of them is omitted herein.

As shown in FIG. 20, the noise checking apparatus of the second modification is configured similarly to the noise checking apparatus shown in FIG. 2 except that the circuit simulator 15 shown in FIG. 2 is replaced by a file dividing section 22, a plurality of PCs/WSs 27 on a network 25 (refer to FIG. 22), and a file combining section 24.

The file dividing section 22 divides a

simulation model file (refer to, for example, FIG. 21A) produced by the circuit model production section 14 into a plurality of files (for example, into two such files as shown in FIG. 21B) similarly as in the first modification.

Each of the PCs/WSs 27 has a CPU and functions as a processing section (node), and a plurality of such PCs/WSs 27 are provided, for example, as shown in 22 on the network 25. The PCs/WSs 27 parallelly execute circuit simulations of a plurality of files obtained by division of the file dividing section 22 and output circuit simulation results as files (refer to, for example, FIG. 22).

The file combining section 24 combines a plurality of simulation result files outputted from the parallel processor 23 to produce a single circuit simulation result file and hands over the circuit simulation result file to the noise waveform synthesis section 16, similarly as in the first modification, for example, as shown in FIG. 23.

The noise checking apparatus of the second modification to the first embodiment having such a configuration as described above performs noise checks in the following manner.

(1-B-1) Similarly as in the first embodiment, the data extraction section 13 extracts circuit

information and wiring line information from the circuit net list database 11 and the mounting database 12, and the circuit model production section 14 produces a circuit simulation model.

5           At this time, where an object net includes, for example, a net A (Ded net) and a net B and a net C (Ding nets) as shown in FIG. 3A, the circuit simulation model includes four simulation modes as shown in FIG. 3B similarly as in the first embodiment.

10           (1-B-2) The number (number of nodes/number of CPUs) of available ones of the PCs/WSs 27 on the network 25 is acquired, and the simulation model produced by the circuit model production section 14 is divided in response to the number by the file dividing section 22.

15           For example, if the file (file name spc000.p) of the circuit simulation model includes UP/DN of the net A, the net B and the net C as shown in FIG. 21A and the number (number of nodes) of available ones of the PCs/WSs 27 on the network 25 is 2, the file dividing section 22 divides the file spc000.sp into two files of a file spc000.sp001 (UP and DN of the net A) and another file spc000.sp002 (the net B and the net C) as shown in FIG. 21B.

25           (1-B-3) The PCs/WSs 27 on the network 25 parallelly execute simulations of the two circuit

simulation models obtained by division of the file  
dividing section 22 and determine various noise  
waveforms of crosstalk noise, simultaneous  
switching noise and so forth together with  
5 transmission line waveforms (signal waveforms)  
including waveform rounding and reflection noise.

In particular, as shown in FIG. 22, the two  
files obtained by division are transmitted from a  
shared file 26 over the network 25 to the two PCs/WSs  
10 27 (PC1 and WS2), and a circuit simulator is started  
up in the nodes (PC1 and WS2) to perform a simulation.  
Consequently, two simulation result files (file  
name spc000.sp001.out and spc000.sp002.out) are  
obtained. The simulation result files are  
15 transmitted from the nodes (PC1 and WS2) back to  
the shared disk 26 over the network 25.

(1-B-4) The file combining section 24 combines  
the two simulation result files from the PCs/WSs  
27 on the network 25 into one file to obtain a circuit  
20 simulation result, and the noise waveform synthesis  
section 16 produces a noise composite waveform from  
the circuit simulation result.

In particular, as shown in FIG. 23, the two  
simulation result files (file name  
25 spc000.sp001.out and spc000.sp002.out) are merged  
to obtain a single simulation result file  
spc000.sp.out. Then, the noise waveform synthesis

section 16 refers to the delay time file 17 to synthesize the noise waveforms obtained as the simulation results similarly as in the first embodiment.

5           (1-B-5) Although detailed described is not given below, also in the second modification, the noise checking section 18 performs noise checks such as an overdelay check and a racing check for the noise composite waveform obtained by the noise waveform synthesis section 16 and the noise composite waveform analysis section 19 performs a noise analysis of the noise composite waveform, and a noise check result and a noise analysis result are displayed on the display unit 20 in a similar manner as in the first embodiment.

10           In this manner, in the second modification to the first embodiment, since a circuit simulation model file is divided and a plurality of PCs/WSs on the network 25 are used as processing sections to perform simulations parallelly, the processing time can be reduced significantly.

20           (1-C) Description of the Third Modification to the First Embodiment

25           By the way, in the noise check/noise analysis described above, it sometimes is necessary to change a wiring position to solve a problem by noise depending upon an arrangement or wiring position



of, for example, an annular net.

In such an instance, the designer can solve such a problem as just described readily if it can be confirmed immediately on a display screen to which position the wiring line (net) must be moved to solve the problem.

FIG. 24 is a block diagram showing a functional configuration of a noise checking apparatus as a third modification to the first embodiment of the present invention. The third modification makes it possible to dynamically display in what manner a noise composite waveform varies when a wiring line is moved on the display screen using a pointing device such as a mouse so that the problem described above can be analyzed readily. It is to be noted that, in FIG. 24, like reference characters to those described hereinabove denote like or substantially like elements, and therefore, description of the same is omitted.

As shown in FIG. 24, the noise checking apparatus of the third modification includes a net movement amount calculation section 28 and a pointing device 30 added to the noise checking apparatus shown in FIG. 2.

However, the noise composite waveform analysis section 19 in the third modification has a display controlling function of causing, when a

noise net (questionable wiring line) which has a bad influence on a noticed net is found by a noise analysis, a wiring pattern including the noticed net and the noise net to be displayed as an analysis result on the screen of the display unit 20.

The pointing device 30 is, for example, a mouse or the like which is operated by an operator as inputting means for a personal computer. The designer can move a noise net (questionable wiring line) displayed on the display unit 20 on the screen of the display unit 20 as seen in FIGS. 25A to 25C by operating (dragging) the pointing device 30.

The net movement amount calculation section 28 calculates an actual movement amount of the noise net corresponding to the movement amount by the pointing device 30.

The noise checking apparatus of the third modification is constructed such that the circuit model production section 14, circuit simulator 15, noise waveform synthesis section 16, noise checking section 18 and noise composite waveform analysis section 19 are rendered operative again in a state wherein the noise net is moved by the actual movement amount calculated by the net movement amount calculation section 28, and the noise composite waveform after the movement of the noise net is displayed on the display unit 20.

Now, operation of the noise checking apparatus of the third modification to the first embodiment having such a construction as described above is described with reference to FIGS. 25A to 25C and 25D to 25F. It is to be noted that FIGS. 25A to 25C are views showing examples of a display when a noise net is moved, and FIGS. 25D to 25F are views showing examples of a display of a noise composite waveform corresponding to FIGS. 25A to 25C, respectively.

(1-C-1) The data extraction section 13 extracts the circuit information and the wiring information from the circuit net list database 11 and the mounting database 12, and the circuit model production section 14 produces a circuit simulation model.

(1-C-2) The circuit simulator 15 performs a simulation with regard to the circuit simulation model to determine a transmission line waveform (signal waveform) of the noticed net including waveform rounding, reflection noise and so forth and further determine various noise waveforms of crosstalk noise, simultaneous switching noise and so forth.

(1-C-3) Similarly as in the first embodiment, the transmission line waveform (signal waveform) and the noise waveforms obtained by the circuit simulator 15 are synthesized by the noise waveform

synthesis section 16 with delay times of the noises (generation timings of the noises) taken into consideration to obtain a noise composite waveform.

5 (1-C-4) The noise checking section 18 performs noise checks such as an overdelay check and a racing check for the noise composite waveform obtained by the noise waveform synthesis section 16.

10 (1-C-5) The noise composite waveform analysis section 19 performs a noise analysis of the noise composite waveform obtained in the noticed net, and a result of the analysis is displayed on the display screen of the display unit 20.

15 (1-C-6) If a questionable net (noise net mentioned hereinabove) is present, then the designer drags and moves the net, which has an influence on the noticed net, on the screen of the display unit 20 using the pointing device 30 such as a mouse.

20 On the screen of the display unit 20, such a wiring line pattern diagram (mounting design system diagram) including the noise net as shown in FIGS. 25A to 25C and such a noise waveform diagram showing a noise waveform of the noise net as shown in FIGS. 25D to 25F are displayed, for example, in two  
25 windows.

Immediately after the noise analysis, such a wiring pattern diagram as shown in FIG. 25A and such

a noise waveform diagram (noise waveform of the questionable net) as shown in FIG. 25D are displayed on the screen of the display unit 20. Therefore, the designer will refer to the displays, drag the noise net Nx by means of the pointing device 30, and move the noise net Nx, for example, from a position A1 shown in FIG. 25A to another position A2 shown in FIG. 25B. It is to be noted that, when the noise net Nx is disposed at the position A1 near to the notice net N, the noise waveform diagram on the screen of the display unit 20 shows that the noise waveform peak P1 of the noise net Nx exceeds the threshold voltage Vth as seen in FIG. 25D.

(1-C-7) After the noise net Nx is moved from the position A1 to the position A2 on the screen of the display unit 20 by means of the pointing device 30, the network movement amount calculation section 28 calculates an actual movement amount of the noise net Nx on the circuit from the movement amount by the pointing device 30.

Then, the data extraction section 13 extracts wiring information of the noise net Nx having the changed position from the circuit net list database 11 and the mounting database 12 and determines wiring information after the movement of the noise net Nx based on the wiring information and the actual movement amount.

(1-C-8) The circuit model production section 14 updates the circuit simulation model produced in the preceding cycle based on the distance between the nets (the distance between the noticed net N and the noise net Nx) after the movement.

(1-C-9) The circuit simulator 15 recalculates noise waveforms only of the noise net Nx which has been re-disposed, and the noise waveform synthesis section 16 synthesizes the noise waveform information after the change calculated in the present cycle in place of the noise waveform information before the change to obtain a noise composite waveform after the movement of the noise net Nx.

(1-C-10) The noise composite waveform analysis section 19 performs an analysis of the noise composite waveform after the movement of the noise net Nx, and a noise waveform after the net movement is displayed on the screen of the display unit 20 as shown in FIG. 25E. It is to be noted that, at this time, the noise waveform diagram shown in FIG. 25E indicates that the noise waveform peak P2 of the noise net Nx still exceeds the threshold voltage  $V_{th}$ , and it can be seen that the noise net Nx is a net questionable to the noticed net N.

(1-C-11) When the problem is not yet solved even by the movement of the noise net Nx as described

above, the designer will drag the noise net Nx by means of the pointing device 30 again and move the noise net Nx, for example, from the position A2 shown in FIG. 25B to another position A3 shown in FIG. 25C.

When the noise net Nx is moved on the screen of the display unit 20 in this manner, a noise composite waveform and noise waveforms after the movement of the noise net Nx are displayed in accordance with the procedure described hereinabove in the items (1-C-7) to (1-C-10).

The processing described in the items (1-C-7) to (1-C-11) is executed repetitively until the problem is solved.

For example, in the example shown in FIGS. 25A to 25C, when the noise net Nx is moved to the position A3 shown in FIG. 25C, the noise waveform diagram shown in FIG. 25F is displayed on the screen of the display unit 20. In the noise waveform diagram shown in FIG. 25F, it can be seen that the noise waveform peak P3 of the net Nx is lower than the threshold voltage Vth and the net Nx does not have a bad influence on the noticed net N any more. The designer will refer to the noise waveform diagram shown in FIG. 25F and recognize that the problem with regard to the notice net N has been solved.

After the position to which the net Nx is to

be moved is settled in this manner, information regarding the new net position is stored into the circuit net list database 11 and the mounting database 12.

5           In this manner, in the third modification to the first embodiment, since a noise waveform at a position to which a parallel wiring portion is dragged and moved is displayed dynamically on the real time basis, a questionable wiring line (noise net) can be moved rapidly to a wiring position at  
10           which a problem of noise does not occur any more.

          Further, since only a net which has been changed is analyzed by the circuit simulator 15, all analysis times of other relating nets can be  
15           omitted, and the analysis time can be reduced significantly.

          It is to be noted that the scheme according to the third modification can be applied similarly also to the first modification or the second  
20           modification described hereinabove.

          [1-D] Description of the Fourth Modification to the First Embodiment

          FIG. 26 is a block diagram showing a functional configuration of a noise checking apparatus as a  
25           fourth modification to the first embodiment of the present invention. The fourth modification makes it possible to dynamically display in what manner



a noise composite waveform varies when a noise waveform is moved on the display screen using a pointing device such as a mouse so that a problem by noise can be analyzed readily. It is to be noted that, in FIG. 26, like reference characters to those described hereinabove denote like or substantially like elements, and therefore, description of them is omitted.

As shown in FIG. 26, the noise checking apparatus of the fourth modification includes a timing changing amount calculation section 29 and a pointing device 30 provided additionally to the noise checking apparatus shown in FIG. 2.

It is to be noted, however, that the noise composite waveform analysis section 19 in the fourth modification has a display controlling function of causing, when a noise waveform which has a bad influence on a noticed net is found by a noise analysis, a waveform diagram showing the noise waveform to be displayed as an analysis result on the screen of the display unit 20.

The pointing device 30 is, for example, a mouse or the like which is operated by an operator as inputting means of a personal computer similarly as in the third modification described above. When the designer operates (drags) the pointing device 30, a noise waveform displayed on the display unit

20 can be moved in a time axis direction on the screen of the display unit 20 as seen in FIG. 28.

5 The timing changing amount calculation section 29 calculates a timing changing amount of the noise waveform (a changing amount of the delay time) corresponding to the amount of movement by the pointing device 30 and dynamically varies, when re-synthesis is performed as hereinafter described by the noise waveform synthesis section 16, the generation timing of the noise waveform by the calculated timing changing amount.

10 Thus, the noise checking apparatus of the fourth modification is constructed such that the noise waveform synthesis section 16 performs re-synthesis of a noise waveform using a noise waveform whose generation timing has been changed by the timing changing amount and the noise checking section 18 and the noise composite waveform analysis section 19 are rendered operative again, and then a noise composite waveform after the timing change of the noise waveform is displayed on the display unit 20.

25 Now, operation of the noise checking apparatus of the fourth modification to the first embodiment having the configuration as described above is described with reference to FIGS. 27 to 29. It is to be noted that FIG. 27 is a view showing a display

example of a noise waveform, FIG. 28 is a view showing a display example upon movement of a noise waveform, and FIG. 29 is a view showing a display example of a noise composite waveform upon movement of a noise waveform.

(1-D-1) The data extraction section 13 extracts the circuit information and the wiring information from the circuit net list database 11 and the mounting database 12, and the circuit model production section 14 produces a circuit simulation model.

(1-D-2) The circuit simulator 15 performs a simulation with regard to the circuit simulation model to determine a transmission line waveform (signal waveform) of the noticed net including waveform rounding, reflection noise and so forth and further determine various noise waveforms of crosstalk noise, simultaneous switching noise and so forth.

(1-D-3) Similarly as in the first embodiment, the transmission line waveform (signal waveform) and the noise waveforms obtained by the circuit simulator 15 are synthesized by the noise waveform synthesis section 16 with delay times of the noises (generation timings of the noises) taken into consideration to obtain a noise composite waveform.

(1-D-4) The noise checking section 18 performs

noise checks such as an overdelay check, a racing check and so forth for the noise composite waveform obtained by the noise waveform synthesis section 16.

5           (1-D-5) The noise composite waveform analysis section 19 performs a noise analysis of the noise composite waveform obtained for the noticed net and causes a result of the analysis to be displayed on the screen of the display unit 20.

10           (1-D-6) If the result of the noise analysis proves that a questionable noise waveform [that is, a noise waveform superposed on the Ded net (noticed net) by a questionable Ding net] is present, then the noise waveform is displayed, for example, as  
15           such a noise waveform diagram as shown in FIG. 27 on the screen of the display unit 20. At this time, on the noise waveform diagram shown in FIG. 27, an input delay time (hereinafter referred to as delay; 10 ns in FIG. 27) of a driver which drives the Ding  
20           net from which the noise waveform arises is displayed together with the time axis. It is to be noted that, while only one noise waveform NW1 is displayed in FIG. 27, where a plurality of questionable noise waveforms are present, all of  
25           the plurality of noise waveforms are displayed on the screen of the display unit 20.

          (1-D-7) The designer will refer to the noise

waveform diagram on the screen of the display unit 20 and click the noise waveform NW1 of the Ding net whose delay should be varied with the pointing device 30 to select the noise waveform NW1. Then, 5 the designer will depress a button of the pointing device 30 to perform dragging so that the selected noise waveform NW1 is moved in the time axis direction by a desired time on the screen of the display unit 20, for example, as shown in FIG. 28. 10 It is to be noted that another noise waveform NW2 shown in FIG. 28 is the noise waveform NW1 after moved so that the delay of the noise waveform NW1 may be increased, but a further noise waveform NW3 shown in FIG. 28 is the noise waveform NW1 after 15 moved so that the delay of the noise waveform NW1 may be decreased.

(1-D-8) After the noise waveform is moved in such a manner as described above, if the designer selects a re-synthesis menu with the pointing 20 device 30, then re-synthesis of a noise waveform is performed automatically, and a result of the re-synthesis is displayed on the screen of the display unit 20 as shown in FIG. 29.

At this time, if the re-synthesis menu is 25 selected, then the timing changing amount calculation section 29 calculates a timing changing amount (a changing amount of the delay) of the noise



waveform NW1 again by means of the pointing device 30 or move the other noise waveform to try to eliminate the problem. Also in this instance, a noise composite waveform after noise waveform movement is displayed in the procedure described in the items (1-D-7) to (1-D-9) above.

(1-D-11) The processing described above in the items (1-D-7) to (1-D-11) is executed repetitively until the program is solved.

10 In this manner, in the fourth modification to the first embodiment, when a noise waveform having an influence on a noticed net is moved on the screen of the display unit 20, a generation timing (input delay timing) of the noise waveform can be dynamically changed on the real time basis by a timing changing amount corresponding to an amount of the movement. Consequently, there is no necessity to change the delay time file 17 and the man-hours can be reduced significantly.

15 Conventionally, in order to change a delay to perform noise synthesis, operation is required to perform changing of the delay time file 17 and so forth to change a delay condition. However, the necessity for such operation is eliminated with the

20 fourth modification to the first embodiment.

25

Further, when a delay condition is changed, it is conventionally required to perform a circuit

simulation from the beginning. With the fourth modification to the first embodiment, however, re-synthesis of noise can be performed simply and easily with the re-synthesis menu, and a noise composite waveform with generation timings of noise waveforms changed can be obtained and displayed on the real time basis without performing a circuit simulation again. Accordingly, the fourth modification to the first embodiment can facilitate a noise analysis, reduce the man-hours of the designer to reduce the burden to the designer and further augment the working efficiency similarly to the third modification described hereinabove.

[1-E] Description of the Fifth Embodiment to the First Embodiment

It is commonly known that, where ringing is superposed on a noise composite waveform, an error by the ringing can be eliminated by, for example, as shown in FIG. 31, inserting a damping resistor ( $R_a$ ,  $R_b$ ) in series to a net between a driver element D and receiver elements R1 to R3. However, determination of what resistor should be inserted relies upon the experience of the designer.

Thus, the noise checking apparatus of the fifth modification to the first embodiment is so configured that it can present an optimum damping resistance value to the designer to reduce the



burden to the designer.

In particular, as described below, the noise checking apparatus of the fifth modification to the first embodiment is so configured that it has a function (optimum damping resistance value calculation section) for calculating an optimum damping resistance value from a noise composite waveform on which ringing is superposed and the type of a driver, a function (resistance part search section) of searching for and selecting candidates to a resistance element having a value nearest to the calculated resistance value from among registered resistance elements, and a function (noise re-calculation/re-synthesis section) of displaying a noise composite waveform when a candidate element is inserted, and can present an optimum damping resistance value to the designer.

FIG. 30 is a block diagram showing a functional configuration of the noise checking apparatus as the fifth modification to the first embodiment of the present invention. It is to be noted that, in FIG. 30, like reference characters to those described hereinabove denote like elements or substantially like elements, and therefore, description of them is omitted.

As shown in FIG. 30, the noise checking apparatus of the fifth modification includes a

circuit net list database 11, a mounting database 12, a pointing device (selective inputting section) 30, an optimum damping resistance value calculation section 31, a resistance part search section 32, a part library 33, and a noise re-calculation/re-synthesis section 34.

It is to be noted, however, that the circuit net list database 11, mounting database 12 and display unit 20 are similar to those described in connection with the first embodiment, and the noise re-calculation/re-synthesis section 34 actually includes the circuit model production section 14, circuit simulator 15, noise waveform synthesis section 16, delay time file 17, noise checking section 18 and noise composite waveform analysis section 19 shown in FIG. 2.

The optimum damping resistance value calculation section 31 calculates an optimum damping resistance value, with which ringing when it is superposed on a noise composite waveform can be eliminated by addition of the damping resistor to a noticed net, based on the noise composite waveform and the type of a driver.

The resistance part search section 32 searches for and selects candidates (candidate parts) to a resistance element having a value nearest to the resistance value calculated by the optimum damping

resistance value calculation section 31 from among resistance elements (resistance parts) registered in advance in the part library 33.

Information (candidate part data) regarding the candidates to a resistance element searched out by the resistance part search section 32 is displayed on the display unit 20. The designer can thus operate the pointing device (selective inputting section) 30 to select a desired one of the candidates to a resistance element displayed on the display unit 20.

The noise re-calculation/re-synthesis section 34 includes the circuit model production section 14, circuit simulator 15, noise waveform synthesis section 16, delay time file 17, noise checking section 18 and noise composite waveform analysis section 19 as described above. The circuit model production section 14, circuit simulator 15, noise waveform synthesis section 16, delay time file 17, noise checking section 18 and noise composite waveform analysis section 19 operate in a condition that the resistance element selected by the pointing device 30 is additionally inserted in the noticed net to obtain a noise composite waveform after the resistance element is inserted. The noise composite waveform is displayed on the display unit 20.

Now, operation of the noise checking apparatus of the fifth modification to the first embodiment having such a configuration as described above is described with reference to FIGS. 30 to 32. FIG. 31 is a view for explaining insertion of a damping resistor, and FIG. 32 is a view showing an example of a value of the damping resistor and a variation of a noise composite waveform.

(1-E-1) When ringing is superposed on a noise composite waveform and an error is caused by the ringing, the optimum damping resistance value calculation section 31 calculates an optimum damping resistance value with which the ringing can be eliminated with certainty by insertion of the damping resistor into the noticed net based on the noise composite waveform on which the ringing is superposed, for example, as indicated by reference character A0 in FIG. 32, the type of a driver element for the noticed net and a characteristic impedance of the circuit board obtained from the circuit net list database 11 and/or the mounting database 12, and the type and the number of receivers driven by the driver element.

(1-E-2) The resistance part search section 32 searches out a plurality of resistance parts having resistance values near to the optimum damping resistance value calculated in such a manner as

described above from within the part library 33, and the display unit 20 displays the plurality of resistance parts as candidate part data.

5 (1-E-3) The designer will select a resistance part or damping resistor to be inserted from among the candidate part data displayed on the display unit 20 using the pointing device 30. Here, it is assumed that, for example, a damping resistor Ra shown in FIGS. 31 and 32 is selected.

10 (1-E-4) In the noise re-calculation/re-synthesis section 34, the circuit model production section 14 generates a new circuit simulation model wherein the resistance part (damping resistor Ra) selected by the designer is inserted in the circuit  
15 model. Then, similarly as in the example of the first embodiment described with reference to FIG. 2, the circuit simulator 15 receives the new circuit simulation model, calculates a new transmission line waveform (signal waveform) and noise waveforms,  
20 and the noise waveform synthesis section 16 synthesizes the transmission line waveform and the noise waveforms to obtain a new noise composite waveform. The new noise composite waveform is, for example, such a waveform as denoted by reference  
25 character A in FIG. 32 and is displayed on the display unit 20.

(1-E-5) If the new noise composite waveform

displayed on the display unit 20 in this manner is not satisfactory, then the designer will select a damping resistor of another resistance value, for example, a damping resistor Rb from among the candidate part data described above. Consequently, the noise re-calculation/re-synthesis section 34 calculates a new transmission line waveform and noise waveforms with regard to the newly selected damping resistor Rb in a similar manner as described above to obtain a new noise composite waveform. The new noise composite waveform is, for example, such a waveform as denoted by reference character B in FIG. 32 and is displayed on the display unit 20.

(1-E-6) The operations described above are repeated to find out an optimum damping resistor from among the damping resistors prepared in the part library 33. Consequently, a waveform which is influenced less by noise can be obtained like, for example, a noise composite waveform denoted by reference character B in FIG. 32 when the damping resistor Rb is inserted.

In this manner, in the fifth modification to the first embodiment, candidates to an optimum damping resistor are presented, and a noise composite waveform when a selected damping resistor is inserted is displayed. Consequently, the burden to the designer upon selection of a damping resistor

is reduced and the working efficiency can be further augmented.

## [2] Description of the Second Embodiment

A noise checking apparatus as a second  
5 embodiment of the present invention is configured  
in a similar manner to that of the first embodiment  
shown in FIG. 2. Therefore, the configuration of  
the noise checking apparatus of the second  
embodiment is not shown in the accompanying  
10 drawings.

However, the noise waveform synthesis section  
16 in the second embodiment calculates, when it  
synthesizes a signal waveform and noise waveforms  
obtained by the circuit simulator 15, time axis  
15 direction distributions of the maximum value and  
the minimum value of the signal waveform with a delay  
variation taken into consideration and calculates  
time axis direction distributions of the maximum  
value and the minimum value of a noise waveform with  
20 a noise generation timing distribution taken into  
consideration for each of different kinds of noise,  
and synthesizes the time axis direction  
distributions of the maximum value and the minimum  
value of the signal waveform and the time axis  
25 direction distributions of the maximum value and  
the minimum value of the noise waveforms to obtain  
a time axis direction distribution of the maximum

value and the minimum value as a noise composite waveform.

At this time, the noise waveform synthesis section 16 shifts a single signal waveform calculated in predetermined conditions by the circuit simulator 15 within a range of a delay variation to calculate time axis direction distributions of the maximum value and the minimum value of the signal waveform. Similarly, the noise waveform synthesis section 16 shifts a single noise waveform calculated for each kind of noise in the predetermined conditions by the circuit simulator 15 within a range of a noise generation timing variation to calculate time axis direction distributions of the maximum value and the minimum value of the noise waveform.

When an overdelay check of the signal waveform is to be performed, the noise waveform synthesis section 16 synthesizes, upon rising of the signal waveform, the time axis distribution of the minimum value of the noise waveform with the signal waveform to obtain a noise composite waveform, but synthesizes, upon falling of the signal waveform, the time axis distribution of the maximum value of the noise waveform with the signal waveform to obtain a noise composite waveform. On the contrary when a racing check of the signal waveform is to



be performed, the noise waveform synthesis section 16 synthesizes, upon rising of the signal waveform, the time axis distribution of the maximum value of the noise waveform with the signal waveform, but  
5 synthesizes, upon falling of the signal waveform, the time axis distribution of the minimum value of the noise waveform with the signal waveform to obtain a noise composite waveform.

It is to be noted that details of a noise  
10 waveform synthesis scheme by the noise waveform synthesis section 16 in the second embodiment are hereinafter described with reference to FIGS. 33, 37, 39, 40 and 42.

When a noise waveform exists across a  
15 plurality of clock cycles, the noise waveform synthesis section 16 in the second embodiment extracts a maximum value and a minimum value of a noise waveform in the same phase of each clock cycle from the clock cycles respectively to generate a  
20 maximum value compressed noise waveform and a minimum value compressed noise waveform wherein the maximum values and the minimum values of the noise waveform are compressed into one clock cycle respectively, and uses the compressed noise  
25 waveforms as the time axis direction distributions of the maximum value and the minimum value of the noise waveform, respectively. Details of the noise

compression scheme are hereinafter described with reference to FIGS. 35, 36 and 42.

5 The noise checking section 18 in the second embodiment discriminates whether or not both of the time axis direction distributions of the maximum value and the minimum value of the noise composite waveform obtained by the noise waveform synthesis section 16 satisfy logical expected values for a checking object pin to perform a noise check.

10 Details of the noise checking scheme are hereinafter described with reference to FIGS. 34, 38 and 41.

Now, operation of the noise checking apparatus as the second embodiment of the present invention having such a configuration as described above is described with reference to FIGS. 33 to 42.

15

In the second embodiment (also in the first embodiment), an apparatus wherein a medium (wiring line pattern) having conductivity is used as means for propagating a voltage signal between a plurality of nodes is presumed. Further, in the second embodiment, after crosstalk noise generated between conductive media, simultaneous switching noise and power supply/ground bounces described

20

25 above which are generated in each node are determined by a circuit simulation and mathematical expression calculation, waveform synthesis of

various kinds of noise and discrimination of whether or not a malfunction by the noise is present are performed in the following manner.

5 (2-1) A basic procedure of noise waveform synthesis performed by the noise waveform synthesis section 16 in the second embodiment is described with reference to FIGS. 33A to 33C, 42A and 42B.

10 (2-1-1) In a node input (receiver) which receives a signal through a noticed net, various kinds of noise waveforms and a signal propagation waveform between the nodes (that is, a signal waveform of the noticed network) are calculated by a circuit simulation or mathematical expression calculation of the circuit simulator 15 under  
15 certain designated conditions, and the noise waveforms and the signal propagation waveform are stored. The conditions include switching (rising/falling) of a driver circuit for the node which outputs the signal, a process condition, a  
20 temperature, a power supply voltage to be supplied to the apparatus, and so forth.

(2-1-2) Time axis direction distributions NDmax/NDmin of maximum/minimum noise voltages which can be generated truly in the receiver with  
25 which a malfunction is to be discriminated are calculated. An example of calculation of the distributions NDmax/NDmin in the time axis

direction of the maximum/minimum noise voltages of crosstalk noise is illustrated in FIG. 33B. In calculation of the voltage distributions NDmax/NDmin, if a reception clock signal and the noise source of the receiver are in synchronism with each other, the timing of the noise waveform with respect to the receiver reception clock is taken into consideration, but when they are not in synchronism with each other, the maximum value or the minimum value of the noise waveform is used without taking a timing into consideration.

When a distribution of a noise voltage which is in a synchronous relationship is to be calculated, a delay variation of the output node of the signal (a variation of the generation timing of the noise) is taken into consideration. At this time, in order to minimize the number of times of a circuit simulation or mathematical expression calculation, the noise waveform calculated and stored in advance is shifted within a range of a timing variation as seen in FIG. 33B and adds waveforms for individual different switching conditions to calculate a maximum value NDmax and a minimum value NDmin at an arbitrary time of the noise voltage which can be generated truly.

It is to be noted that the delay variation may include a process variation as well as a variation

by a power supply voltage variation and/or a temperature variation.

On the other hand, when a distribution of a noise voltage which is not in a synchronous relationship is to be calculated, the maximum value or the minimum value of the noise waveform is used without taking a timing into consideration at all. For example, when noise is generated in an asynchronous relationship with a clock signal as seen in FIG. 42A (0 to  $n\tau$ ;  $\tau$  is a clock cycle), a noise peak value  $V_{npk}$  within 0 to  $n\tau$  is extracted, and a uniform distribution of the noise peak value  $V_{npk}$  in the time axis direction as seen in FIG. 42B is used as a noise waveform (compression noise waveform).

(2-1-3) Time axis direction distributions  $SD_{max}/SD_{min}$  of the maximum value/minimum value at an arbitrary time of a signal propagation waveform (signal waveform) which is generated in a receiver whose malfunction is to be discriminated are calculated. When the voltage distributions  $SD_{max}/SD_{min}$  are calculated, a delay distribution at the output node of the signal is taken into consideration. At this time, similarly as in the case wherein the time axis direction distributions  $ND_{max}/ND_{min}$  of noise are calculated, in order to minimize the number of times of a circuit simulation

or mathematical expression calculation, a signal waveform between the nodes calculated and stored formerly is shifted within a range of a timing variation as seen in FIG. 33A to calculate time axis direction distributions  $SD_{max}/SD_{min}$  of the maximum value/minimum value of the signal waveform. It is to be noted that, in FIG. 33A, an example of a rising waveform (UP waveform) is shown.

(2-1-4) The time axis direction distributions  $ND_{max}/ND_{min}$  of the maximum/minimum noise voltages and the time axis direction distributions  $SD_{max}/SD_{min}$  of the maximum value/minimum value of the signal propagation waveform calculated in such a manner as described above are synthesized as seen in FIG. 33C to calculate time axis direction distributions  $D_{max}/D_{min}$  of the maximum value/minimum value of the voltage when the noise is superposed on the transmission waveform as a noise composite waveform.

(2-2) The noise checking section 18 discriminates whether or not the time axis direction distributions  $D_{max}/D_{min}$  of the maximum value/minimum value calculated in such a manner as described above satisfy logical expected values within a setup/hold periods at an arbitrary reception clock timing at the receiver input pin to perform a noise check. If the time axis

direction distributions  $D_{\max}/D_{\min}$  do not satisfy the expected values, a warning or the like is generated.

5 An example of a noise check performed for the time axis direction distributions  $D_{\max}/D_{\min}$  calculated by the scheme described above with reference to FIGS. 33A to 33C is described with reference to FIGS. 34 and 38. Here, description is given of an example in a case wherein, for example,  
 10 as shown in FIG. 38, a path from a data input (an input pin p1 or a clock input pin p2 of a noticed net) to a noticed flip-flop FF (FF input pin p3 or clock input pin p4) can be developed (a case wherein the receiver of the noticed net is, for example,  
 15 an LSI).

At this time, if the delay time from the clock input pin p2 to the clock input pin p4 of the FF is represented by  $T_{\text{clkin}}$ , then the clock phase  $T_{\text{phaseFF}}$  to be used in a noise check is a sum  
 20 ( $T_{\text{phaseFF}} = T_{\text{phaseIO}} + T_{\text{clkin}}$ ) of the delay time  $T_{\text{clkin}}$  and a clock phase  $T_{\text{phaseIO}}$  to the input pin p2.

If the delay time from the input pin p1 to the FF input pin p3 is represented by  $T_{\text{pdin}}$ , then the  
 25 signal waveform (rising waveform + crosstalk noise waveform) which is an object of a noise check as shown in FIG. 34 is a noise composite waveform at

the LSI input pin p1 indicated by a broken line in FIG. 34 shifted by the delay time  $T_{pdin}$  from the LSI input pin p1 to the FF input pin p3 as indicated by a solid line in FIG. 34.

5           Then, it is discriminated whether or not both of the time axis direction distributions  $D_{max}/D_{min}$  of the maximum value/minimum value satisfy expected values in individual clock phases within a setup period and a hold period before and after the clock phase to perform a noise check.

10           In particular, in an L-expected clock phase, the time axis direction distributions  $D_{max}/D_{min}$  must be lower than a low level discrimination threshold value  $V_{IL}$  in both of a setup period and  
15           a hold period. If this condition is not satisfied, then it is discriminated that a racing error will occur with the start clock.

20           In an H-expected clock phase, the time axis direction distributions  $D_{max}/D_{min}$  must be higher than a high level discrimination threshold value  $V_{IH}$  in both of a setup period and a hold period. If this condition is not satisfied, then it is discriminated that an overdelay error will occur with the reception clock.

25           In the example shown in FIG. 34, part of the time direction distribution  $D_{min}$  of the minimum value is lower than the high level discrimination



threshold value  $V_{IH}$  within a setup period of an H-expected clock phase (reception clock). Therefore, it is discriminated that an overdelay error will occur.

5           (2-3) Various kinds of noise (crosstalk noise, simultaneous switching noise and so forth), only within a time required for a noise waveform to converge, is calculated in order to allow handling of a case wherein noise propagates across a plurality of clock cycles. Further in order to make it possible to easily detect the worst condition in which various kinds of noise overlap, noise waveforms of a plurality of cycles are compressed to those of one cycle.

10           For example, when a noticed net is influenced across a plurality of clock cycles by a plurality of noise waveforms  $VNd1U(t-tpd)$ ,  $VNd1D(t-tpd)$ ,  $VNd2U(t-tpd)$ ,  $VNd2D(t-tpd)$ , ...,  $VNdjx(t-tpd)$ , ...,  $VNdpxU(t-tpd)$  from a plurality of d-ing nets (signifying similarly to Ding nets described hereinabove) d-ing-1, d-ing-2, ..., d-ing-j, ..., d-ing-p, as shown in FIG. 35, the noise waveform synthesis section 16 in the second embodiment compresses the noise waveforms into those of a single clock cycle  $\tau$  in accordance with the following expressions (14) to (17) to calculate such a compressed noise waveform as shown in FIG.

36 and uses the compressed noise waveform as time axis direction distributions NDmax/NDmin of the maximum/minimum noise voltage values. It is to be noted that "x" in FIG. 35 signifies that the switching direction (SW direction) of the noise is one of UP (rising) and DN (falling).

At this time, the noise value VNmax(tphase) of the + side compressed noise waveform (maximum value compressed noise waveform) in a clock phase tphase is calculated in accordance with the following expression (14).

$$VNmax(tphase) = \sum VNDj(tphase)max \quad \dots (14)$$

where  $\sum$  signifies the sum total with regard to j, and addition is performed only when VNDj(tphase)max > 0. Meanwhile, VNDj(tphase)max is defined by the following expression (15).

$$VNdj(tphase)max = \max[VNdjx(tphase + i\tau - tpd)] \quad \dots (15)$$

In other words, VNDj(tphase)max is a maximum value within ranges of  $tmin < tpd < tmax$ ,  $-m \leq i \leq n$ , and  $x = UP$  or  $DN$ .

Similarly, the noise value VNmin(tphase) of the - side compressed noise waveform (minimum value compressed noise waveform) in a clock phase tphase is calculated in accordance with the following expression (16).

$$VNmin(tphase) = \sum VNDj(tphase)min \quad \dots (16)$$

where  $\Sigma$  signifies the sum total with regard to  $j$ , and addition is performed only when  $VN_{dj}(tphase)_{min} < 0$ . Meanwhile,  $VN_{dj}(tphase)_{min}$  is defined by the following expression (17).

$$VN_{dj}(tphase)_{min} = \min[VN_{djx}(tphase + i\tau - tpd)] \quad \dots (17)$$

In other words,  $VN_{dj}(tphase)_{min}$  is a maximum value within ranges of  $tmin < tpd < tmax$ ,  $-m \leq i \leq n$ , and  $x = UP$  or  $DN$ .

It is to be noted that, where a noticed d-ing net has a plurality of output pins (or a bidirectional pin), the maximum value and the minimum value from among a plurality of noise values obtained in the phase  $tphase$  upon switching of output circuits connected to the output pins (or bidirectional pin) are used as the + side compressed noise waveform and the - side compressed noise waveform of the noticed d-ing net in the phase  $tphase$ .

If noise is generated in an asynchronous relationship from a clock signal as seen in FIG. 42A as described hereinabove, a noise peak value  $V_{npk}$  within a period from 0 to  $n\pi$  is extracted, and a uniform distribution of the noise peak value  $V_{npk}$  in the time axis direction as shown in FIG. 42B is used as the compressed noise waveform.

(2-4) An example of synthesis of various kinds

of noise is illustrated in FIGS. 37A to 37G. Here, it is assumed that, for example, ① such driver simultaneous switching noise of an LSI as shown in FIG. 37A, ② such receiver simultaneous switching noise of the LSI as shown in FIG. 37B, ③ such parallel wiring line pattern crosstalk noise + crossing wiring line crosstalk noise as shown in FIG. 37C and ④ such noise of a uniform distribution including VIA crosstalk noise, terminating resistor simultaneous switching noise, connector crosstalk noise, cable crosstalk noise, DC noise and so forth as shown in FIG. 37D are obtained as compressed noise waveforms.

In this instance, the four kinds of noise waveforms shown in FIGS. 37A to 37D are synthesized to obtain such a composite noise waveform as shown in FIG. 37E, and such a transmission waveform (here, a rising waveform) of a noticed net as shown in FIG. 37F is synthesized with the composite noise waveform to obtain such a noise composite waveform as shown in FIG. 37G. Then, the noise check described above is performed for the noise composite waveform.

It is to be noted that, when the composite noise waveform and the transmission waveform (signal waveform) are synthesized, if an overdelay check of the rising transmission waveform is performed,

then the - side compressed noise waveform of the composite noise waveform shown in FIG. 37E is added to the rising transmission waveform shown in FIG. 37F to perform noise waveform synthesis. However, when an overlay check of the falling transmission waveform is performed, the + side compressed noise waveform of the composite noise waveform is added to the falling transmission waveform to perform noise waveform synthesis. On the other hand, when a racing check of the rising transmission waveform is performed, the + side compressed noise waveform of the composite noise waveform is added to the rising transmission waveform to perform noise waveform synthesis. However, when a racing check of the falling transmission waveform is performed, the - side compressed noise waveform of the composite noise waveform is added to the falling transmission waveform to perform noise waveform synthesis.

(2-5) For calculation of a transmission waveform (signal waveform) of a noticed net input pin, such two kinds of calculation including single switching waveform calculation and repetitive switching waveform calculation as described below are available, and the designer can designate a calculation method, parameters and so forth in accordance with wiring conditions. It is to be

noted that the repetitive switching waveform calculation is performed in response to an instruction of the designer when it is determined necessary from the wiring line conditions and the operation speed.

In FIG. 39A, a rising transmission waveform (UP waveform) for  $5\tau$  obtained by single switching waveform calculation is shown. At this time, when such a compressed noise waveform (for  $1\tau$ ) as shown in FIG. 39B is obtained, the compressed noise waveform (here, on the - side) shown in FIG. 39B is synthesized for each one cycle width  $\tau$  of the rising transmission waveform shown in FIG. 39A to perform a noise check.

In FIG. 40A, a transmission waveform for  $5\tau$  obtained by repetitive switching waveform calculation is shown. At this time, when such a compressed noise waveform (for  $1\tau$ ) as shown in FIG. 40B is obtained, the compressed noise waveform shown in FIG. 40B is synthesized for each one cycle width  $\tau$  of the transmission waveform shown in FIG. 40A to perform a noise check.

(2-6) A noise check when a transmission waveform repeats switching (a check of a phase relationship between noise and a clock signal) is described with reference to FIG. 41.

A timing discrimination between noise and a

clock signal is based on whether or not a waveform which does not satisfy an expected value is present within a range within which there is the possibility of a malfunction before and after a clock phase (a setup period TLMN and a hold period TTMN; refer to FIG. 41) as described hereinabove also with reference to FIG. 34.

The setup period TLMN and the hold period TTMN are defined by the following expressions (18) and (19).

$$TLMN = T_s + T_{\text{margins}} \quad \dots (18)$$

$$TTMN = T_h + T_{\text{marginh}} \quad \dots (19)$$

where  $T_s$  is the setup time of the noticed input pin,  $T_h$  is the hold time of the noticed input pin, and  $T_{\text{margins}}$  and  $T_{\text{marginh}}$  are the setup margin and the hold margin designated by the designer, respectively.

It is to be noted that the timing discrimination illustrated in FIG. 41 results in NG discrimination because the transmission waveform does not satisfy the H-expectation condition at points of time of  $\tau$ ,  $2\tau$  and  $3\tau$ .

(2-7) If the noise checking scheme described above is used in combination with a logical design tool such that base noise/delay verification of a virtual wiring line by a circuit simulation is performed in a stage of entry of a circuit diagram,

then disposition conditions/wiring line conditions with reflection noise and delays taken into consideration can be decided on the most upstream stage of designing of a circuit board.

5           Alternatively, if the noise checking scheme described above is used in combination with a pattern editor such that noise/delay verification is performed in a stage of actual wiring/actual disposition, then detailed disposition/wiring  
10           conditions can be decided in an interactive fashion while reflection noise, crosstalk noise and delays are confirmed in a stage of actual wiring.

          Further, if the noise checking scheme described above is used to perform final  
15           verification of noises and delays for all critical nets on a circuit (entire circuit board) for which actual wiring/actual disposition operations have been completed, then a problem arising from a miss in examination or a design miss can be verified.

20           In this manner, with the second embodiment of the present invention, time axis direction distributions  $D_{max}/D_{min}$  of the maximum value/minimum value of a signal waveform obtained by synthesizing time axis direction distributions  
25            $SD_{max}/SD_{min}$  of the maximum value/minimum value of the signal waveform with a delay variation taken into consideration and time axis direction



distributions NDmax/NDmin of the maximum/minimum noise voltage values with noise generation timing distributions taken into consideration are used as a noise composite waveform. Consequently, a noise check with a delay variation and noise generation timing variations taken into consideration can be performed only with two noise composite waveforms (time axis direction distributions of the maximum value and the minimum value), and the accuracy in noise calculation is augmented significantly and also the accuracy in the noise check is augmented significantly.

Further, when a noise waveform exists across a plurality of clock cycles, a compressed noise waveform obtained by extracting and compressing maximum values and minimum values of the noise waveform in the same phase of each clock cycle is used. Consequently, the worst condition when various kinds of noise overlap each other can be detected readily. This not only contributes to augmentation of the accuracy in noise calculation and the accuracy in noise checking, but also allows reduction of the processing time.

### [3] Others

It is to be noted that the present invention is not limited to the embodiments described above and can be carried out in various forms without

departing from the scope of the present invention.

For example, while, in the embodiments of the present invention, the present invention is applied to designing of an electronic circuit of an LSI, a printed circuit board or the like, the present invention is not limited to this and can be applied also to apparatus wherein an optical signal is propagated while similar operations and effects similar to those of the embodiments described above can be achieved.

#### Industrial Applicability of the Invention

As described above, according to the present invention, a simulation is performed and various kinds of noise such as waveform rounding, reflection noise, stroke noise, crosstalk noise, and simultaneous switching noise are synthesized with generation timings of the noises taken into consideration to obtain a noise composite waveform. Then, a noise check of a path including a noticed wiring line is performed based on the noise composite waveform. Therefore, various kinds of noise can be checked/analyzed systematically with a signal waveform conforming to an actual signal waveform with the various kinds of noise taken into consideration.

Accordingly, the present invention can not

only significantly augment the accuracy in noise calculation and the accuracy in noise checking but also significantly reduce time required for noise checking when a noise check is performed upon designing of an electronic circuit of an LSI, an MCM, a printed circuit board and so forth. Besides, the present invention can reduce the burden to the designer in noise analysis and augment the working efficiency significantly. Consequently, the present invention is considered very high in practical utility.

## Claims:

1           1. A noise checking method used upon circuit  
2     designing for checking noise which has an influence  
3     on a signal waveform which propagates in a noticed  
4     wiring line on a design object circuit,  
5     characterized in that it comprises the steps of:  
6           producing a simulation model of a circuit  
7     portion relating to the noticed wiring line;  
8           performing a simulation using the simulation  
9     model to calculate a signal waveform which  
10    propagates in the noticed wiring line and calculate  
11    a noise waveform superposed on the signal waveform  
12    in the noticed wiring line for each kind of noise;  
13           synthesizing the signal waveform and the noise  
14    waveforms calculated for the individual kinds of  
15    noise with generation timings of the noise  
16    waveforms taken into consideration to obtain a  
17    noise composite waveform which is the signal  
18    waveform on which the noise is superposed; and  
19           performing noise checking based on the noise  
20    composite waveform.

1           2. The noise checking method as set forth in  
2     claim 1, characterized in that, where an adjacent  
3     wiring line to the noticed wiring line is turned  
4     back in such a manner as to have a plurality of

5 proximate portions which can electrically  
6 interfere with the noticed wiring line, simulation  
7 models are produced with regard to the individual  
8 proximate portions of the adjacent wiring line and  
9 the noticed wiring line and the noise waveforms are  
10 calculated using the simulation models, and then  
11 the noise waveforms calculated with regard to all  
12 of the proximate portions and the signal waveform  
13 are synthesized with generation timings of the  
14 noise waveforms taken into consideration.

1 3. The noise checking method as set forth in  
2 claim 1, characterized in that, when the noise  
3 checking is performed, a maximum delay time and a  
4 minimum delay time of the noticed wiring line are  
5 extracted from the noise composite waveform, and  
6 overdelay/racing checking for the noticed wiring  
7 line is performed using the maximum delay time and  
8 the minimum delay time.

1 4. The noise checking method as set forth in  
2 claim 1, characterized in that, where the signal  
3 waveform which propagates in the noticed wiring  
4 line is a clock waveform, when the noise checking  
5 is performed, a pulse period of the noise composite  
6 waveform is calculated from crossing points of the  
7 noise composite waveform and a high level

8 discrimination threshold value/low level  
9 discrimination threshold value for the signal  
10 waveform, and pulse period checking of the clock  
11 waveform in the noticed wiring line is performed  
12 based on the pulse period.

1 5. The noise checking method as set forth in  
2 claim 1, characterized in that, where the signal  
3 waveform which propagates in the noticed wiring  
4 line is a clock waveform, when the noise checking  
5 is performed, a rising width and a falling width  
6 of the noise composite waveform are calculated from  
7 crossing points of the noise composite waveform and  
8 a high level discrimination threshold value/low  
9 level discrimination threshold value for the signal  
10 waveform, and pulse width checking of the clock  
11 waveform in the noticed wiring line is performed  
12 based on the rising width and the falling width.

1 6. The noise checking method as set forth in  
2 claim 1, characterized in that, where the signal  
3 waveform which propagates in the noticed wiring  
4 line is a clock waveform, when the noise checking  
5 is performed, a time required for the noise  
6 composite waveform to rise and another time  
7 required for the noise composite waveform to fall  
8 are calculated from crossing points of the noise

9 composite waveform and a high level discrimination  
10 threshold value/low level discrimination threshold  
11 value for the signal waveform, and checking of the  
12 rising time/falling time of the clock waveform in  
13 the noticed wiring line is performed based on the  
14 times.

1 7. The noise checking method as set forth in  
2 claim 1, characterized in that, when the simulation  
3 is performed, the simulation model is divided into  
4 a plurality of files, and simulations with regard  
5 to the plurality of files are executed individually  
6 by a plurality of processing sections of a parallel  
7 processor which operate parallelly, whereafter  
8 simulation result files by said plurality of  
9 processing sections are combined.

1 8. The noise checking method as set forth in  
2 claim 1, characterized in that, when the simulation  
3 is performed, the simulation model is divided into  
4 a plurality of files, and simulations with regard  
5 to the plurality of files are executed individually  
6 by a plurality of processing sections  
7 interconnected over a network, whereafter  
8 simulation result files by said plurality of  
9 processing sections are combined.

1           9. The noise checking method as set forth in  
2 claim 1, characterized in that it further comprises  
3 the steps of:

4           performing a noise analysis with regard to the  
5 noise composite waveform;

6           displaying, if a questionable wiring line  
7 which has a bad influence on the noticed wiring line  
8 is found by the noise analysis, a wiring line pattern  
9 including the noticed wiring line and the  
10 questionable wiring line on a display section;

11           calculating, if the questionable wiring line  
12 displayed on said display section is moved on said  
13 display section by means of a pointing device, an  
14 actual movement amount of the questionable wiring  
15 line corresponding to an amount of the movement by  
16 said pointing device;

17           performing, in the state wherein the  
18 questionable wiring line is moved by the actual  
19 movement amount, the production of the simulation  
20 model, the simulation, the synthesis of the noise  
21 composite waveform and the noise checking again;  
22 and

23           displaying the noise composite waveform after  
24 the movement of the questionable wiring line on said  
25 display section.

1           10. The noise checking method as set forth in



2 claim 1, characterized in that it further comprises  
3 the steps of:

4 performing a noise analysis with regard to the  
5 noise composite waveform;

6 displaying, if a noise waveform which has a  
7 bad influence on the noticed wiring line is found  
8 by the noise analysis, the noise waveform on a  
9 display section; and

10 calculating, if the noise waveform displayed  
11 on said display section is moved on said display  
12 section by means of a pointing device, a timing  
13 changing amount of the noise waveform corresponding  
14 to an amount of the movement by said pointing device  
15 and dynamically changing a generation timing of the  
16 noise waveform by the timing changing amount.

1 11. The noise checking method as set forth in  
2 claim 10, characterized in that the synthesis of  
3 the noise composite waveform and the noise checking  
4 are performed again using the noise waveform whose  
5 generation timing has been dynamically changed, and  
6 the noise composite waveform after the timing  
7 changing of the noise waveform is displayed on said  
8 display section.

1 12. The noise checking method as set forth in  
2 claim 1, characterized in that it further comprises

3 the steps of:

4 calculating, where ringing is superposed on  
5 the noise composite waveform, a damping resistance  
6 value with which the ringing can be eliminated if  
7 the damping resistor is added to the noticed wiring  
8 line;

9 displaying candidate part data corresponding  
10 to the damping resistance value on said display  
11 section;

12 performing, in a state wherein a part selected  
13 from among the candidate part data is added to the  
14 noticed wiring line, the production of the  
15 simulation model, the simulation, the synthesis of  
16 the noise composite waveform and the noise checking  
17 again; and

18 displaying the noise composite waveform after  
19 the addition of the part on said display section.

1 13. The noise checking method as set forth in  
2 claim 1, characterized in that,

3 in order to obtain the noise composite  
4 waveform,

5 time axis direction distributions of a maximum  
6 value and a minimum value of the signal waveform  
7 with a delay variation taken into consideration are  
8 calculated and time axis direction distributions  
9 of a maximum value and a minimum value of a noise

10 waveform with a noise generation timing variation  
11 taken into consideration are calculated for each  
12 kind of noise, and

13 time axis direction distributions of the  
14 maximum value and the minimum value obtained by  
15 synthesizing the time axis direction distributions  
16 of the maximum value and the minimum value of the  
17 signal waveform and the time axis direction  
18 distributions of the maximum value and the minimum  
19 value of the noise waveforms are used as the noise  
20 composite waveform.

1 14. The noise checking method as set forth in  
2 claim 13, characterized in that, when the noise  
3 checking is performed, it is discriminated whether  
4 or not both of the time axis direction distributions  
5 of the maximum value and the minimum value of the  
6 noise composite waveform satisfy logical expected  
7 values for a check object pin.

1 15. The noise checking method as set forth in  
2 claim 13, characterized in that,

3 when the simulation is performed, a single  
4 signal waveform is calculated under a predetermined  
5 condition and a single noise waveform for each kind  
6 of noise is calculated under the predetermined  
7 condition, and,

8           when the noise composite waveform is obtained,  
9           the single signal waveform calculated is shifted  
10          within a range of the delay variation to calculate  
11          time axis direction distributions of the maximum  
12          value and the minimum value of the signal waveform  
13          and the single noise waveform calculated is shifted  
14          within a range of the noise generation timing  
15          variation to calculate, for each kind of noise, time  
16          axis direction distributions of the maximum value  
17          and the minimum value of the noise waveform.

1           16. The noise checking method as set forth in  
2           claim 13, characterized in that, where the noise  
3           waveform exists across a plurality of clock cycles,  
4           a maximum value compressed noise waveform and a  
5           minimum value compressed noise waveform, in which  
6           maximum values and minimum values of the noise  
7           waveform are compressed into one clock cycle  
8           respectively, are produced by extracting the  
9           maximum values and the minimum values of the noise  
10          waveform in the same phase of each clock cycle from  
11          the clock cycles respectively, and the compressed  
12          noise waveforms are used as the time axis direction  
13          distributions of the maximum value and the minimum  
14          value of the noise waveform, respectively.

1           17. The noise checking method as set forth in

2 claim 13, characterized in that, when an overdelay  
3 check of the signal waveform is performed by the  
4 noise checking, upon rising of the signal waveform,  
5 a waveform obtained by synthesizing the time axis  
6 distribution of the minimum value of the noise  
7 waveform with the signal waveform is used as the  
8 noise composite waveform, but upon falling of the  
9 signal waveform, another waveform obtained by  
10 synthesizing the time axis distribution of the  
11 maximum value of the noise waveform with the signal  
12 waveform is used as the noise composite waveform.

1 18. The noise checking method as set forth in  
2 claim 13, characterized in that, when a racing check  
3 of the signal waveform is performed by the noise  
4 checking, upon rising of the signal waveform, a  
5 waveform obtained by synthesizing the time axis  
6 distribution of the maximum value of the noise  
7 waveform with the signal waveform is used as the  
8 noise composite waveform, but upon falling of the  
9 signal waveform, another waveform obtained by  
10 synthesizing the time axis distribution of the  
11 minimum value of the noise waveform with the signal  
12 waveform is used as the noise composite waveform.

1 19. A noise checking apparatus used upon  
2 circuit designing for checking noise which has an

3 influence on a signal waveform which propagates in  
4 a noticed wiring line on a design object circuit,  
5 characterized in that it comprises:

6 a model production section (3) for producing  
7 a simulation model of a circuit portion relating  
8 to the noticed wiring line;

9 a simulation section (4) for performing a  
10 simulation using the simulation model produced by  
11 said model production section (3) to calculate a  
12 signal waveform which propagates in the noticed  
13 wiring line and calculate a noise waveform  
14 superposed on the signal waveform in the noticed  
15 wiring line for each kind of noise;

16 a noise waveform synthesis section (5) for  
17 synthesizing the signal waveform and the noise  
18 waveforms calculated by said simulation section (4)  
19 with generation timings of the noise waveforms  
20 taken into consideration to obtain a noise  
21 composite waveform which is the signal waveform on  
22 which the noise is superposed; and

23 a noise checking section (6) for performing  
24 noise checking based on the noise composite  
25 waveform obtained by said noise waveform synthesis  
26 section (5).

1 20. The noise checking apparatus as set forth  
2 in claim 19, characterized in that, where an

3 adjacent wiring line to the noticed wiring line is  
4 turned back in such a manner as to have a plurality  
5 of proximate portions which can electrically  
6 interfere with the noticed wiring line, said model  
7 production section (3) produces simulation models  
8 with regard to the individual proximate portions  
9 of the adjacent wiring line and the noticed wiring  
10 line and said simulation section (4) calculates the  
11 noise waveforms using the simulation models, and  
12 then said noise waveform synthesis section (5)  
13 synthesizes the noise waveforms calculated with  
14 regard to all of the proximate portions and the  
15 signal waveform with generation timings of the  
16 noise waveforms taken into consideration.

1 21. The noise checking apparatus as set forth  
2 in claim 19, characterized in that said noise  
3 checking section (6) extracts a maximum delay time  
4 and a minimum delay time of the noticed wiring line  
5 from the noise composite waveform and performs  
6 overdelay/racing checking for the noticed wiring  
7 line using the maximum delay time and the minimum  
8 delay time.

1 22. The noise checking apparatus as set forth  
2 in claim 19, characterized in that, where the signal  
3 waveform which propagates in the noticed wiring

4 line is a clock waveform, said noise checking  
5 section (6) calculates a pulse period of the noise  
6 composite waveform from crossing points of the  
7 noise composite waveform and a high level  
8 discrimination threshold value/low level  
9 discrimination threshold value for the signal  
10 waveform and performs pulse period checking of the  
11 clock waveform in the noticed wiring line based on  
12 the pulse period.

1 23. The noise checking apparatus as set forth  
2 in claim 19, characterized in that, where the signal  
3 waveform which propagates in the noticed wiring  
4 line is a clock waveform, said noise checking  
5 section (6) calculates a rising width and a falling  
6 width of the noise composite waveform from crossing  
7 points of the noise composite waveform and a high  
8 level discrimination threshold value/low level  
9 discrimination threshold value for the signal  
10 waveform and performs pulse width checking of the  
11 clock waveform in the noticed wiring line based on  
12 the rising width and the falling width.

1 24. The noise checking apparatus as set forth  
2 in claim 19, characterized in that, where the signal  
3 waveform which propagates in the noticed wiring  
4 line is a clock waveform, said noise checking



5 section (6) calculates a time required for the noise  
6 composite waveform to rise and another time  
7 required for the noise composite waveform to fall  
8 from crossing points of the noise composite  
9 waveform and a high level discrimination threshold  
10 value/low level discrimination threshold value for  
11 the signal waveform and performs checking of the  
12 rising time/falling time of the clock waveform in  
13 the noticed wiring line based on the times.

1 25. The noise checking apparatus as set forth  
2 in claim 19, characterized in that said simulation  
3 section (4) includes:

4 a file dividing section for dividing the  
5 simulation model into a plurality of files;

6 a parallel processor having a plurality of  
7 processing sections for executing simulations with  
8 regard to the plurality of files obtained by the  
9 division of said file dividing section parallelly;  
10 and

11 a file combining section for combining  
12 simulation result files by said plurality of  
13 processing sections.

1 26. The noise checking apparatus as set forth  
2 in claim 19, characterized in that said simulation  
3 section (4) includes:

4 a file dividing section for dividing the  
5 simulation model into a plurality of files;

6 a network interconnecting a plurality of  
7 processing sections for executing simulations with  
8 regard to the plurality of files parallelly; and

9 a file combining section for combining  
10 simulation result files by said plurality of  
11 processing sections.

1 27. The noise checking apparatus as set forth  
2 in claim 19, characterized in that it further  
3 comprises:

4 a noise composite waveform analysis section  
5 for performing a noise analysis with regard to the  
6 noise composite waveform;

7 a display section for displaying, if a  
8 questionable wiring line which has a bad influence  
9 on the noticed wiring line is found by said noise  
10 composite waveform analysis section, a wiring line  
11 pattern including the noticed wiring line and the  
12 questionable wiring line;

13 a pointing device for moving the questionable  
14 wiring line displayed on said display section on  
15 said display section; and

16 a movement amount calculation section for  
17 calculating an actual movement amount of the  
18 questionable wiring line corresponding to an amount

20250404 04:59:59

19 of the movement by said pointing device; and that,  
20 in the state wherein the questionable wiring  
21 line is moved by the actual movement amount, said  
22 model production section (3), said simulation  
23 section (4), said noise waveform synthesis section  
24 (5) and said noise checking section (6) are operated  
25 again and the noise composite waveform after the  
26 movement of the questionable wiring line is  
27 displayed on said display section.

1 28. The noise checking apparatus as set forth  
2 in claim 19, characterized in that it further  
3 comprises:

4 a noise composite waveform analysis section  
5 for performing a noise analysis with regard to the  
6 noise composite waveform;

7 a display section for displaying, if a noise  
8 waveform which has a bad influence on the noticed  
9 wiring line is found by said noise composite  
10 waveform analysis section, the noise waveform; and

11 a timing changing amount calculation section  
12 for calculating a timing changing amount of the  
13 noise waveform corresponding to an amount of the  
14 movement by said pointing device and dynamically  
15 changing a generation timing of the noise waveform  
16 by the timing changing amount.

1           29. The noise checking apparatus as set forth  
2 in claim 28, characterized in that said noise  
3 waveform synthesis section (5) and said noise  
4 checking section (6) are operated again in a state  
5 wherein the generation timing of the noise waveform  
6 is changed, and the noise composite waveform after  
7 the timing changing of the noise waveform is  
8 displayed on said display section.

1           30. The noise checking apparatus as set forth  
2 in claim 19, characterized in that it further  
3 comprises:

4           a damping resistance value calculation  
5 section for calculating, where ringing is  
6 superposed on the noise composite waveform, a  
7 damping resistance value with which the ringing can  
8 be eliminated if the damping resistor is added to  
9 the noticed wiring line;

10          a part searching section for searching for  
11 candidate part data corresponding to the damping  
12 resistance value calculated by said damping  
13 resistance value calculation section;

14          a displaying section for displaying the  
15 candidate part data searched out by said part  
16 searching section; and

17          a selective inputting section for selecting  
18 a part from among the candidate part data displayed

19 on said display section; and that,  
20 in a state wherein the part selected from among  
21 the candidate part data is added to the noticed  
22 wiring line, said model production section (3),  
23 said simulation section (4), said noise waveform  
24 synthesis section (5) and said noise checking  
25 section (6) are operated again, and the noise  
26 composite waveform after the addition of the part  
27 is displayed on said display section.

1 31. The noise checking apparatus as set forth  
2 in claim 19, characterized in that said noise  
3 waveform synthesis section (5)

4 calculates time axis direction distributions  
5 of a maximum value and a minimum value of the signal  
6 waveform with a delay variation taken into  
7 consideration and calculates time axis direction  
8 distributions of a maximum value and a minimum value  
9 of a noise waveform with a noise generation timing  
10 variation taken into consideration for each kind  
11 of noise, and

12 synthesizes the time axis direction  
13 distributions of the maximum value and the minimum  
14 value of the signal waveform and the time axis  
15 direction distributions of the maximum value and  
16 the minimum value of the noise waveforms to obtain  
17 time axis direction distributions of the maximum

18 value and the minimum value as the noise composite  
19 waveform.

1 32. The noise checking apparatus as set forth  
2 in claim 31, characterized in that said noise  
3 checking section (6) discriminates whether or not  
4 both of the time axis direction distributions of  
5 the maximum value and the minimum value of the noise  
6 composite waveform satisfy logical expected values  
7 for a check object pin to perform the noise checking.

1 33. The noise checking apparatus as set forth  
2 in claim 31, characterized in that

3 said simulation section (4) calculates a  
4 single signal waveform under a predetermined  
5 condition and calculates a single noise waveform  
6 for each kind of noise under the predetermined  
7 condition, and

8 said noise waveform synthesis section (5)  
9 shifts the calculated single signal waveform within  
10 a range of the delay variation to calculate time  
11 axis direction distributions of the maximum value  
12 and the minimum value of the signal waveform and  
13 shifts the calculated single noise waveform for  
14 each kind of noise within a range of the noise  
15 generation timing variation to calculate, for each  
16 kind of noise, time axis direction distributions

17 of the maximum value and the minimum value of the  
18 noise waveform.

1 34. The noise checking apparatus as set forth  
2 in claim 31, characterized in that, where the noise  
3 waveform exists across a plurality of clock cycles,  
4 said noise waveform synthesis section (5) extracts  
5 maximum values and minimum values of the noise  
6 waveform in the same phase of each clock cycle from  
7 the clock cycles respectively to produce a maximum  
8 value compressed noise waveform and a minimum value  
9 compressed noise waveform wherein the maximum  
10 values and the minimum values of the noise waveform  
11 are compressed into one clock cycle respectively,  
12 and uses the compressed noise waveforms as the time  
13 axis direction distributions of the maximum value  
14 and the minimum value of the noise waveform,  
15 respectively.

1 35. The noise checking apparatus as set forth  
2 in claim 31, characterized in that, when said noise  
3 checking section (6) performs an overdelay check  
4 of the signal waveform, said noise waveform  
5 synthesis section (5) synthesizes, upon rising of  
6 the signal waveform, the time axis distribution of  
7 the minimum value of the noise waveform with the  
8 signal waveform to obtain the noise composite

9 waveform, but synthesizes, upon falling of the  
10 signal waveform, the time axis distribution of the  
11 maximum value of the noise waveform with the signal  
12 waveform to obtain the noise composite waveform.

1 36. The noise checking apparatus as set forth  
2 in claim 31, characterized in that, when said noise  
3 checking section (6) performs a racing check of the  
4 signal waveform, said noise waveform synthesis  
5 section (5) synthesizes, upon rising of the signal  
6 waveform, the time axis distribution of the maximum  
7 value of the noise waveform with the signal waveform  
8 to obtain the noise composite waveform, but  
9 synthesizes, upon falling of the signal waveform,  
10 the time axis distribution of the minimum value of  
11 the noise waveform with the signal waveform to  
12 obtain the noise composite waveform.



## ABSTRACT

In order to achieve augmentation of the accuracy in calculation of noise and augmentation of the accuracy in a noise check which is performed, for example, when an electronic circuit is designed and further realize significant reduction of the time required for a noise check and augmentation of the operation efficiency by reduction of the man-hours of a designer in a noise analysis, a noise checking apparatus includes a model production section (3) for producing a simulation model of a circuit portion relating to a noticed wiring line, a simulation section (4) for performing a simulation using the simulation model to calculate a signal waveform which propagates in the noticed wiring line and calculate a noise waveform superposed on the signal waveform for each kind of noise, a noise waveform synthesis section (5) for synthesizing the signal waveform and the noise waveforms with generation timings of the noise waveforms taken into consideration to obtain a noise composite waveform, and a noise checking section (6) for performing noise checking based on the noise composite waveform.

FIG. 1









FIG.2



Variable	1990		1995		2000		2005		2010		2015		2020	
	Mean	SD	Mean	SD	Mean	SD	Mean	SD	Mean	SD	Mean	SD	Mean	SD
Age	45.2	12.5	48.1	13.2	51.3	14.1	54.5	15.0	57.8	15.8	61.0	16.5	64.2	17.2
Gender														
Male	52.1		51.5		50.9		50.3		49.7		49.1		48.5	
Female	47.9		48.5		49.1		49.7		50.3		50.9		51.5	
Marital Status														
Married	65.3		64.8		64.3		63.8		63.3		62.8		62.3	
Single	34.7		35.2		35.7		36.2		36.7		37.2		37.7	
Education														
High School	78.2		77.5		76.8		76.1		75.4		74.7		74.0	
College	21.8		22.5		23.2		23.9		24.6		25.3		26.0	
Income														
Low	45.1		44.5		43.9		43.3		42.7		42.1		41.5	
High	54.9		55.5		56.1		56.7		57.3		57.9		58.5	

## Ded , Ding NET CONFIGURATION EXAMPLE




	Ded NET (Net A)
	Ding NET (Net B)
	Ding NET (Net C)

## FIG. 3B


## ARRANGMENT OF SIMULATION MODELS (4 SIMULATIONS)

UP OF NetA (Ded)
DN OF NetA (Ded)
Net B (Ding)
Net C (Ding)


FIG.4



# FIG.5



# FIG.6A



# FIG.6B





FIG. 7



00607 02480250

FIG.8A




FIG.8B






FIG.8C





9.6/F



[illegible][illegible]



FIG.12




FIG.13




FIG.14




FIG. 15





FIG. 16





Year	Total population		Population aged 15 years and over		Population aged 65 years and over		Population aged 75 years and over	
	Number	Density	Number	Density	Number	Density	Number	Density
1990	1 000 000	100	700 000	70	100 000	10	20 000	2
2000	1 100 000	110	750 000	75	110 000	11	22 000	2.2
2010	1 200 000	120	800 000	80	120 000	12	24 000	2.4
2020	1 300 000	130	850 000	85	130 000	13	26 000	2.6
2030	1 400 000	140	900 000	90	140 000	14	28 000	2.8
2040	1 500 000	150	950 000	95	150 000	15	30 000	3.0
2050	1 600 000	160	1 000 000	100	160 000	16	32 000	3.2
2060	1 700 000	170	1 050 000	105	170 000	17	34 000	3.4
2070	1 800 000	180	1 100 000	110	180 000	18	36 000	3.6
2080	1 900 000	190	1 150 000	115	190 000	19	38 000	3.8
2090	2 000 000	200	1 200 000	120	200 000	20	40 000	4.0
2100	2 100 000	210	1 250 000	125	210 000	21	42 000	4.2

UP OF Net A (Ded)
DN OF Net A (Ded)
Net B (Ding)
Net C (Ding)

UP OF Net A (Ded)

DN OF Net A (Ded)

Net B (Ding)

Net C (Ding)

FIG. 18




FIG. 19




FIG. 20




FIG. 21A

FILE NAME : spc 000. sp

UP OF Net A (Ded)
DN OF Net A (Ded)
Net B (Ding)
Net C (Ding)

FIG. 21B

FILE NAME : spc 000. sp.001

UP OF Net A (Ded)
DN OF Net A (Ded)

FILE NAME: spc 000. sp.002

Net B ( Ding )
Net C ( Ding )

FIG.22




FIG. 23




FIG.24






FIG. 25A

VIEW OF MOUNTING DESIGN  
SYSTEM OR WIRING PATTERN




FIG. 25B




FIG. 25C




FIG. 25D




FIG. 25E




FIG. 25F






FIG. 27




FIG. 28




FIG. 29

RE-SYNTHESIS




FIG. 30




FIG. 31




FIG. 32




FIG. 33A




FIG. 33B

NOISE WAVEFORM




FIG. 33C

NOISE COMPOSITE WAVEFORM






FIG. 34




FIG. 35




FIG. 36




FIG. 37A

LSI DR SIMULTANEOUS SW NOISE




FIG. 37B

LSI RV SIMULTANEOUS SW NOISE



FIG. 37C

PARALLEL WIRING PATTERN CROSSTALK NOISE  
+ CROSSING WIRING CROSSTALK NOISE



FIG. 37D

{ VIA CROSSTALK NOISE  
TERMINATING RESISTOR SIMULTANEOUS SW NOISE  
CONNECTOR CROSSTALK NOISE  
CABLE CROSSTALK NOISE  
DC NOISE




FIG. 37E

COMPOSITE NOISE WAVEFORM




FIG. 37F

TRANSMISSION WAVEFORM OF NOTICED NET  
(UPON RISING)





FIG. 37G


COMPOSITE TRANSMISSION WAVEFORM OF NOISES  
OF NOTICED NET (NOISE COMPOSITE WAVEFORM)

TIME

FIG. 38



# FIG. 39A



# FIG. 39B

COMPRESSED NOISE  
WAVEFORM  
(- SIDE IS USED HERE)




FIG. 40A




FIG. 40B




FIG. 41






FIG. 42A





FIG. 42B



# Declaration and Power of Attorney for U.S. Patent Application

## 特許出願宣言書及び委任状

### Japanese Language Declaration

#### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

NOISE CHECKING METHOD AND APPARATUS

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ \_\_\_\_月\_\_\_\_日に提出され、米国出願番号または特許協定条約国際出願番号を\_\_\_\_\_\_とし、  
（該当する場合）\_\_\_\_\_\_に訂正されました。

☒ was filed on April 20, 1999  
as United States Application Number or  
PCT International Application Number  
PCT/JP99/02093 and was amended on  
\_\_\_\_\_  
(if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

# Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

## Patent Applications Prior Foreign Application(s)

外国での先行出願  
HEI 10-132196

(Number)

(番号)

HEI 10-277367

(Number)

(番号)

Japan

(Country)

(国名)

Japan

(Country)

(国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

14th/May/1998

(Day/Month/Year Filed)

(出願年月日)

30th/September/1998

(Day/Month/Year Filed)

(出願年月日)

私と、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

PCT/JP99/02093

(Application No.)

(出願番号)

20th/April/1999

(Filing Date)

(出願日)

Pending

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じているところに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## Japanese Language Declaration

(日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)  
See list of attorneys and/or agents on page 5.

書類送付先

Send Correspondence to:

ARMSTRONG, WESTERMAN, HATTORI,  
McLELAND & NAUGHTON  
1725 K Street, N.W., Suite 1000  
Washington, D.C. 20006

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Telephone: (202) 659-2930 Fax: (202) 887-0357

唯一または第一発明者名	Full name of sole or first inventor Toshiro SATO	
発明者の署名	日付	Inventor's signature <i>Toshiro Sato</i> Date September 25, 2000
住所	Residence Kawasaki, Japan	
国籍	Citizenship Japanese	
私書箱	Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan	
第二共同発明者	Full name of second joint inventor, if any Yuji SUWA	
第二共同発明者	日付	Second inventor's signature <i>Yuji Suwa</i> Date September 25, 2000
住所	Residence Kawasaki, Japan	
国籍	Citizenship Japanese	
私書箱	Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan	

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)

第三共同発明者		Full name of third joint inventor, if any Yoshiyuki IWAKURA	
第三発明者の署名	日付	Third inventor's signature <i>Yoshiyuki Iwakura</i>	Date September 28, 2000
住所		Residence Yokohama, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU COMPUTER TECHNOLOGY LIMITED, 15-16, Shinyokohama 2-chome, Kohoku-ku, Yokohama-shi, Kanagawa 222-0033 Japan	
第四共同発明者		Full name of fourth joint inventor, if any Kazunari GOTOU	
第四発明者の署名	日付	Fourth inventor's signature <i>Kazunari Goto</i>	Date September 28, 2000
住所		Residence Yokohama, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU COMPUTER TECHNOLOGY LIMITED, 15-16, Shinyokohama 2-chome, Kohoku-ku, Yokohama-shi, Kanagawa 222-0033 Japan	
第五共同発明者		Full name of fifth joint inventor, if any Toshiaki SAITO	
第五発明者の署名	日付	Fifth inventor's signature <i>Toshiaki Saito</i>	Date September 28, 2000
住所		Residence Yokohama, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU COMPUTER TECHNOLOGY LIMITED, 15-16, Shinyokohama 2-chome, Kohoku-ku, Yokohama-shi, Kanagawa 222-0033 Japan	
第六共同発明者		Full name of sixth joint inventor, if any Kazuyoshi KANEI	
第六発明者の署名	日付	Sixth inventor's signature <i>Kazuyoshi Kanei</i>	Date September 28, 2000
住所		Residence Yokohama, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU COMPUTER TECHNOLOGY LIMITED, 15-16, Shinyokohama 2-chome, Kohoku-ku, Yokohama-shi, Kanagawa 222-0033 Japan	

第七共同発明者		Full name of seventh joint inventor, if any Masaki TOSAKA	
第七発明者の署名	日付	Seventh inventor's signature <i>Masaki Tosaka</i>	Date September 25, 2000
住所		Residence Kawasaki, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka	
		4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan	
第八共同発明者		Full name of eighth joint inventor, if any Yasuhiro YAMASHITA	
第八発明者の署名	日付	Eighth inventor's signature <i>Yasuhiro Yamashita</i>	Date September 25, 2000
住所		Residence Kawasaki, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka	
		4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan	
第九共同発明者		Full name of ninth joint inventor, if any	
第九発明者の署名	日付	Ninth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第十共同発明者		Full name of tenth joint inventor, if any	
第十発明者の署名	日付	Tenth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	

**List of attorneys and/or agents**

James E. Armstrong, III, Reg. No. 18,366; William F. Westerman, Reg. No. 29,988; Ken-Ichi Hattori, Reg. No. 32,861; Le-Nhung McLeland, Reg. No. 31,541; Ronald F. Naughton, Reg. No. 24,616; John R. Pegan, Reg. No. 18,069; William G. Kratz, Jr., Reg. No. 22,631; James P. Welch, Reg. No. 17,379; Albert Tockman, Reg. No. 19,722; Mel R. Quintos, Reg. No. 31,898; Donald W. Hanson, Reg. No. 27,133; Stephen G. Adrian, Reg. No. 32,878; William L. Brooks, Reg. No. 34,129; John F. Carney, Reg. No. 20,276; Edward F. Welsh, Reg. No. 22,455; Patrick D. Muir, Reg. No. 37,403; Gay A. Spahn, Reg. No. 34,978; John P. Kong, Reg. No. 40,054; and Luke A. Kilyk, Reg. No. 33,251.

DECLARATION

I, Kazuharu Imai, residing at 101, Kotobuki Manshion, 9-18, Fujimi-cho 5-chome, Tachikawa-shi, Tokyo 190-0013, Japan do solemnly and sincerely declare that I well understand both Japanese and English languages and the attached English version is a full, true and faithful translation of the PCT International Application No. PCT/JP99/02093 filed on April 20, 1999 in the name of FUJITSU LIMITED.

And I made this solemn declaration conscientiously believing the same to be true.

This *21<sup>st</sup>* day of *August*, 2000

*Kazuharu Imai*

Kazuharu Imai